Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components

被引:46
|
作者
Behara, Siva [1 ]
Sandeep, N. [2 ]
Yaragatti, Udaykumar R. [2 ]
机构
[1] Powergrid Corp India Ltd, Jeypore 764002, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Surathkal 575025, India
关键词
Multilevel inverters (MLIs); power quality; pulsewidth modulation (PWM); transformers; MINIMUM NUMBER; CONVERTERS; SWITCHES;
D O I
10.1109/TIA.2018.2836911
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included.
引用
收藏
页码:4632 / 4639
页数:8
相关论文
共 50 条
  • [41] Symmetrical and Asymmetrical Reduced Device Multilevel Inverter Topology
    Chappa, Anilkumar
    Gupta, Shubhrata
    Sahu, Lalit Kumar
    Gautam, Shivam Prakash
    Gupta, Krishna Kumar
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2021, 9 (01) : 885 - 896
  • [42] A Novel Topology for Multilevel Inverter with Reduced Number of Switches
    Karaca, Hulusi
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2013, VOL I, 2013, I : 350 - 354
  • [43] A New Multilevel Inverter Topology with Reduced DC Sources
    Rawa, Muhyaddin
    Prem, P.
    Ali, Jagabar Sathik Mohamed
    Siddique, Marif Daula
    Mekhilef, Saad
    Wahyudie, Addy
    Seyedmahmoudian, Mehdi
    Stojcevski, Alex
    ENERGIES, 2021, 14 (15)
  • [44] New Multilevel Inverter Topology with Reduced Component Count
    Salem, Ahmed
    Huynh Van Khang
    Robbersmyr, Kjell G.
    2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
  • [45] Asymmetrical Multilevel Inverter Topology with Reduced Number of Switches
    Ahmed, Rokan Ali
    Mekhilef, Saad
    Ping, Hew Wooi
    INTERNATIONAL REVIEW OF ELECTRICAL ENGINEERING-IREE, 2012, 7 (04): : 4761 - 4767
  • [46] Performance Analysis of a Multilevel Inverter Topology with Reduced Switches
    Sravani, E.
    Reddy, N. Ravi Sankar
    2015 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND CONTROL (IC4), 2015,
  • [47] Hybrid Multilevel Inverter Topology With Reduced Part Count
    Ali, J. S. M.
    Sandeep, N.
    Vijayakumar, Krishnasamy
    Yaragatti, Udaykumar R.
    Blaabjerg, Frede
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [48] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [49] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches
    Karaca, Hulusi
    TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
  • [50] An asymmetrical multilevel inverter topology with reduced source count
    Reddy, K. Raghavendra
    Sabyasachi, Sidharth
    Meshram, P. M.
    Borghate, V. B.
    2016 IEEE STUDENTS' CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER SCIENCE (SCEECS), 2016,