EDUCache Simulator for Teaching Computer Architecture and Organization

被引:0
|
作者
Atanasovski, Blagoj [1 ]
Ristov, Sasko [1 ]
Gusev, Marjan [1 ]
Anchev, Nenad [1 ]
机构
[1] Ss Cyril & Methodius Univ, Fac Informat Sci & Comp Engn, Skopje 1000, Macedonia
来源
2013 IEEE GLOBAL ENGINEERING EDUCATION CONFERENCE (EDUCON) | 2013年
关键词
Cache; CPU; Education; Multi-processor; Performance;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
Teaching computer architecture requires a lot of effort by the instructor. Introduction of simulators can improve the teaching process and increases student willingness and easier ability to learn the material. There are many visual simulators that cover courses about computer architecture and design. In this paper we present our EDUCache simulator as a supporting tool in the process of understanding the concepts of both computer architecture and computer organization. It focuses on understanding modern multi-layer, multi-cache and multi-core multi-processors. Apart of EDUCache's features to teach the students about the fundamentals of computer architecture and organization, it can be also used for performance engineering of software systems, i.e. the students will also discover the importance of computer architecture which will increase their curiosity for hardware courses in general.
引用
收藏
页码:1015 / 1022
页数:8
相关论文
共 50 条
  • [41] Computational Thinking Practice in Computer Organization and Architecture
    Fang, Miao
    Zhao, Qi
    Yuan, Jing-bo
    2ND INTERNATIONAL CONFERENCE ON ADVANCED EDUCATION TECHNOLOGY AND MANAGEMENT SCIENCE (AETMS 2014), 2015, : 42 - 46
  • [42] Study On The Teaching Reform of Computer Organization Course
    Xu, E.
    Wang Quantie
    Yang Fang
    Liu Xuhua
    2011 SECOND INTERNATIONAL CONFERENCE ON EDUCATION AND SPORTS EDUCATION (ESE 2011), VOL II, 2011, : 414 - 416
  • [43] Teaching computer organization with HDLs: An incremental approach
    Nestor, JA
    2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 77 - 78
  • [44] Design of a teaching computer with floating point unit for Computer Architecture
    Gersnoviez, Andres
    Brox, Maria
    Castillo-Marquez, Carlos
    Montijano-Vizcaino, Miguel A.
    Ortiz-Lopez, Manuel A.
    Quiles-Latorre, Francisco J.
    2020 XIV TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING CONFERENCE (TAEE2020), 2020,
  • [45] NOCA - A Notification-Oriented Computer Architecture: Prototype and Simulator
    Linhares, Robson R.
    Pordeus, Leonardo F.
    Simao, Jean M.
    Stadzisz, Paulo C.
    IEEE ACCESS, 2020, 8 : 37287 - 37304
  • [46] PSIM: A Processor SIMulator for Basic Computer Architecture and Operation Education
    Lusco, Michael Alexander
    Stroud, Charles E.
    IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 115 - 118
  • [47] ON THE EFFECTIVE USE OF A CACHE MEMORY SIMULATOR IN A COMPUTER ARCHITECTURE COURSE
    ROTITHOR, HG
    IEEE TRANSACTIONS ON EDUCATION, 1995, 38 (04) : 357 - 360
  • [48] THE ARCHITECTURE OF A COMPUTER SIMULATOR FOR THE TRAINING OF OPERATORS OF I & C SYSTEMS
    Kunik, E. G.
    Kovalenko, A. N.
    Lyashenko, S. A.
    RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2009, 1 : 128 - 131
  • [49] MNEME: A Memory Hierarchy Simulator for an Engineering Computer Architecture Course
    Moreno, Lorenzo
    Gonzalez, Evelio J.
    Popescu, Beatrice
    Toledo, Jonay
    Torres, Jesus
    Gonzalez, Carina
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2011, 19 (02) : 358 - 364
  • [50] A Mobile Educational Game for Teaching Computer Architecture
    Tlili, Ahmed
    Essalmi, Fathi
    Jemni, Mohamed
    15TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED LEARNING TECHNOLOGIES (ICALT 2015), 2015, : 161 - 163