MNEME: A Memory Hierarchy Simulator for an Engineering Computer Architecture Course

被引：8
|
作者：
Moreno, Lorenzo
Gonzalez, Evelio J. [1 ]
Popescu, Beatrice
Toledo, Jonay
Torres, Jesus
Gonzalez, Carina
机构：
[1] Univ La Laguna, Dept Ingn Sistemas & Automat, Canary Isl 38207, Spain
来源：
COMPUTER APPLICATIONS IN ENGINEERING EDUCATION | 2011年 / 19卷 / 02期
关键词：
computer architecture; memory hierarchy; simulator;
D O I：
10.1002/cae.20317
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
As in other fields of Engineering, simulators are widely used to teach Memory hierarchy topics. In this paper, a simulator called MNEME (due to the muse of the memory in Greek mythology), which includes a complete vision of memory hierarchy topics, is presented. This simulator has been validated and improved using feedback from students during two academic years. This way, the students have taken part significantly in the MNEME design process. (c) 2009 Wiley Periodicals, Inc. Comput Appl Eng Educ 19: 358-364, 2011; View this article online at wileyonlinelibrary.com; DOI 10.1002/cae.20317
引用
收藏
页码：358 / 364
页数：7
相关论文
共 50 条
  • [1] Increasing Student's Participation in a Memory Hierarchy Course: Design, Use and Analysis of the MNEME Simulator
    Moreno, L.
    Gonzalez, E. J.
    Popescu, B.
    Torres, J.
    Toledo, J.
    INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2010, 26 (06) : 1365 - 1377
  • [2] ON THE EFFECTIVE USE OF A CACHE MEMORY SIMULATOR IN A COMPUTER ARCHITECTURE COURSE
    ROTITHOR, HG
    IEEE TRANSACTIONS ON EDUCATION, 1995, 38 (04) : 357 - 360
  • [3] Using EDUCache Simulator for the Computer Architecture and Organization Course
    Ristov, Sasko
    Gusev, Marjan
    Atanasovski, Blagoj
    Anchev, Nenad
    INTERNATIONAL JOURNAL OF ENGINEERING PEDAGOGY, 2013, 3 (03): : 47 - 56
  • [4] XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation
    Lioris, Theodoros
    Dimitroulakos, Grigoris
    Masselos, Kostas
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 375 - 380
  • [5] Configurable simulator for computer architecture and organization
    Radivojevic, Zaharije
    Stanisavljevic, Zarko
    Punt, Marija
    COMPUTER APPLICATIONS IN ENGINEERING EDUCATION, 2018, 26 (05) : 1711 - 1724
  • [6] Ripes: A Visual Computer Architecture Simulator
    Petersen, Morten B.
    2021 ACM/IEEE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION (WCAE), 2021,
  • [7] SiMR: A Simulator For Learning Computer Architecture
    Sanchez, Fermin
    Megias, David
    Prieto-Blazquez, Josep
    INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2011, 27 (02) : 238 - 247
  • [8] EVALUATION OF VISUAL COMPUTER SIMULATOR FOR COMPUTER ARCHITECTURE EDUCATION
    Imai, Yoshiro
    Imai, Masatoshi
    Moritoh, Yoshio
    PROCEEDINGS OF THE IADIS INTERNATIONAL CONFERENCE E-LEARNING 2013, 2013, : 17 - 24
  • [9] THE MEMORY-HIERARCHY OF THE CHESS COMPUTER
    LIOUPIS, D
    KANELLOPOULOS, N
    STEFANIDAKIS, M
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 99 - 107
  • [10] CacheSim: A cache simulator for teaching memory hierarchy behaviour
    Cabeza, MLC
    Clemente, MIG
    Rubio, ML
    ITICSE '99: PROCEEDINGS OF THE 4TH ANNUAL SIGCSE/SIGCUE CONFERENCE ON INNOVATION AND TECHNOLOGY IN COMPUTER SCIENCE EDUCATION, 1999, 31 (03): : 181 - 181
12345