VNRE: Flexible and Efficient Acceleration for Network Redundancy Elimination

被引:1
|
作者
Ge, Xiongzi [1 ]
Liu, Yi [2 ]
Lu, Chengtao [3 ]
Diehl, Jim [1 ]
Du, David H. C. [1 ]
Zhang, Liang [2 ]
Chen, Jian [2 ]
机构
[1] Univ Minnesota, Dept Comp Sci, Minneapolis, MN 55455 USA
[2] Huawei Technol Co Ltd, Shenzhen, Peoples R China
[3] Xian Technol Univ, Sch Comp Sci & Engn, Xian, Peoples R China
关键词
Network Redundancy Elimination; ContentDefined Chunking; FPGA; Throughput; RE ratio;
D O I
10.1109/IPDPS.2016.52
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network Redundancy Elimination (NRE) aims to improve network performance by identifying and removing repeated transmission of duplicate content from remote servers. Using a Content-Defined Chunking (CDC) policy, an inline NRE process can obtain a higher Redundancy Elimination (RE) ratio but may suffer from a considerably higher computational requirement than fixed-size chunking. Additionally, the existing work on NRE is either based on IP packet level redundancy elimination or rigidly adopting a CDC policy with a static empirically-decided expected chunk size. These approaches make it difficult for conventional NRE Middle Boxes to achieve both high network throughput to match the increasing line speeds and a high RE ratio at the same time. In this paper we present a design and implementation of an inline NRE appliance which incorporates an improved FPGA-based scheme to speed up CDC processing to match the ever increasing network line speeds while simultaneously obtaining a high RE ratio. The overhead of Rabin fingerprinting, which is a key component of CDC, is greatly reduced through the use of a record table and registers in the FPGA. To efficiently utilize the hardware resources, the whole NRE process is handled by a Virtualized NRE (VNRE) controller. The uniqueness of this VNRE that we developed lies in its ability to exploit the redundancy patterns of different TCP flows and customize the chunking process to achieve a higher RE ratio. VNRE will first decide if the chunking policy should be either fixed-size chunking or CDC. Then VNRE decides the expected chunk size for the corresponding chunking policy based on the TCP flow patterns. Implemented in a partially reconfigurable FPGA card, our trace driven evaluation demonstrates that the chunking throughput for CDC in one FPGA processing unit outperforms chunking running in a virtual CPU by nearly 3X. Moreover, through the differentiation of chunking policies for each flow, the overall throughput of the VNRE appliance outperforms one with static NRE configurations by 6X to 57X while still guaranteeing a high RE ratio.
引用
收藏
页码:83 / 92
页数:10
相关论文
共 50 条
  • [41] Load redundancy elimination on executable code
    Fernández, M
    Espasa, R
    Debray, S
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2003, 15 (10): : 979 - 997
  • [42] Partial redundancy elimination with predication techniques
    Scholz, B
    Mehofer, E
    Horspool, N
    EURO-PAR 2003 PARALLEL PROCESSING, PROCEEDINGS, 2003, 2790 : 242 - 250
  • [43] Redundancy elimination with a lexicographic solved form
    Imbert, JL
    VanHentenryck, P
    ANNALS OF MATHEMATICS AND ARTIFICIAL INTELLIGENCE, 1996, 17 (1-2) : 85 - 106
  • [44] ELIMINATION OF SPECKLE NOISE IN HOLOGRAMS WITH REDUNDANCY
    GERRITSE.HJ
    HANNAN, WJ
    RAMBERG, EG
    APPLIED OPTICS, 1968, 7 (11): : 2301 - &
  • [45] MADD operation aware redundancy elimination
    Wu, HP
    Hu, Z
    Manzano, J
    Gao, GR
    INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2005, 15 (02) : 357 - 362
  • [46] On redundancy elimination tolerant scheduling rules
    Ferrucci, Filomena
    Sessa, Maria I.
    Pacini, Giuliano
    Theory and Practice of Logic Programming, 2001, 1 (05) : 539 - 590
  • [47] Fuzzy functional dependencies and redundancy elimination
    Bosc, P
    Dubois, D
    Prade, H
    JOURNAL OF THE AMERICAN SOCIETY FOR INFORMATION SCIENCE, 1998, 49 (03): : 217 - 235
  • [48] Generalizing redundancy elimination in checking sequences
    Tekle, KT
    Ural, H
    Yalcin, MC
    Yenigun, H
    COMPUTER AND INFORMATION SCIENCES - ISCIS 2005, PROCEEDINGS, 2005, 3733 : 915 - 926
  • [49] Proof Optimization for Partial Redundancy Elimination
    Saabas, Ando
    Uustalu, Tarmo
    PEPM'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PARTIAL EVALUATION AND SEMANTICS-BASED PROGRAM MANIPULATION, 2008, : 91 - +
  • [50] Quantifier Elimination via Clause Redundancy
    Goldberg, Eugene
    Manolios, Panagiotis
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 85 - 92