VNRE: Flexible and Efficient Acceleration for Network Redundancy Elimination

被引:1
|
作者
Ge, Xiongzi [1 ]
Liu, Yi [2 ]
Lu, Chengtao [3 ]
Diehl, Jim [1 ]
Du, David H. C. [1 ]
Zhang, Liang [2 ]
Chen, Jian [2 ]
机构
[1] Univ Minnesota, Dept Comp Sci, Minneapolis, MN 55455 USA
[2] Huawei Technol Co Ltd, Shenzhen, Peoples R China
[3] Xian Technol Univ, Sch Comp Sci & Engn, Xian, Peoples R China
关键词
Network Redundancy Elimination; ContentDefined Chunking; FPGA; Throughput; RE ratio;
D O I
10.1109/IPDPS.2016.52
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network Redundancy Elimination (NRE) aims to improve network performance by identifying and removing repeated transmission of duplicate content from remote servers. Using a Content-Defined Chunking (CDC) policy, an inline NRE process can obtain a higher Redundancy Elimination (RE) ratio but may suffer from a considerably higher computational requirement than fixed-size chunking. Additionally, the existing work on NRE is either based on IP packet level redundancy elimination or rigidly adopting a CDC policy with a static empirically-decided expected chunk size. These approaches make it difficult for conventional NRE Middle Boxes to achieve both high network throughput to match the increasing line speeds and a high RE ratio at the same time. In this paper we present a design and implementation of an inline NRE appliance which incorporates an improved FPGA-based scheme to speed up CDC processing to match the ever increasing network line speeds while simultaneously obtaining a high RE ratio. The overhead of Rabin fingerprinting, which is a key component of CDC, is greatly reduced through the use of a record table and registers in the FPGA. To efficiently utilize the hardware resources, the whole NRE process is handled by a Virtualized NRE (VNRE) controller. The uniqueness of this VNRE that we developed lies in its ability to exploit the redundancy patterns of different TCP flows and customize the chunking process to achieve a higher RE ratio. VNRE will first decide if the chunking policy should be either fixed-size chunking or CDC. Then VNRE decides the expected chunk size for the corresponding chunking policy based on the TCP flow patterns. Implemented in a partially reconfigurable FPGA card, our trace driven evaluation demonstrates that the chunking throughput for CDC in one FPGA processing unit outperforms chunking running in a virtual CPU by nearly 3X. Moreover, through the differentiation of chunking policies for each flow, the overall throughput of the VNRE appliance outperforms one with static NRE configurations by 6X to 57X while still guaranteeing a high RE ratio.
引用
收藏
页码:83 / 92
页数:10
相关论文
共 50 条
  • [31] Stable feature selection based on instance learning, redundancy elimination and efficient subsets fusion
    Afef Ben Brahim
    Neural Computing and Applications, 2021, 33 : 1221 - 1232
  • [32] A Reconfigurable Process Engine for Flexible Convolutional Neural Network Acceleration
    Chen, Xiaobai
    Xiao, Shanlin
    Yu, Zhiyi
    2018 ASIA-PACIFIC SIGNAL AND INFORMATION PROCESSING ASSOCIATION ANNUAL SUMMIT AND CONFERENCE (APSIPA ASC), 2018, : 1402 - 1405
  • [33] DHL: Enabling Flexible Software Network Functions with FPGA Acceleration
    Li, Xiaoyao
    Wang, Xiuxiu
    Liu, Fangming
    Xu, Hong
    2018 IEEE 38TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS), 2018, : 1 - 11
  • [34] EdgeRE: An Edge Computing-enhanced Network Redundancy Elimination Service for Connected Cars
    Yoshida, Masahiro
    Mori, Koya
    Inoue, Tomohiro
    Tanaka, Hiroyuki
    2021 SIXTH INTERNATIONAL CONFERENCE ON FOG AND MOBILE EDGE COMPUTING (FMEC), 2021, : 137 - 142
  • [35] GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration
    Yan, Jiale
    Yin, Shouyi
    Tu, Fengbin
    Liu, Leibo
    Wei, Shaojun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (11) : 2519 - 2529
  • [36] Compute-Efficient Neural-Network Acceleration
    Wu, Ephrem
    Zhang, Xiaoqian
    Berman, David
    Cho, Inkeun
    Thendean, John
    PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 191 - 200
  • [37] ELIMINATION OF SPECKLE NOISE IN HOLOGRAMS WITH REDUNDANCY
    GERRITSEN, HJ
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 1968, QE 4 (05) : 376 - +
  • [38] Partial value number redundancy elimination
    Odaira, R
    Hiraki, K
    LANGUAGES AND COMPILERS FOR HIGH PERFORMANCE COMPUTING, 2005, 3602 : 409 - 423
  • [39] A simple algorithm for partial redundancy elimination
    Paleri, VK
    Srikant, YN
    Shankar, P
    ACM SIGPLAN NOTICES, 1998, 33 (12) : 35 - 43
  • [40] Partial redundancy elimination in SSA form
    Kennedy, R
    Chan, S
    Liu, SM
    Lo, R
    Tu, P
    Chow, F
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1999, 21 (03): : 627 - 676