High Performance 14nm SOI FinFET CMOS Technology with 0.0174μm2 embedded DRAM and 15 Levels of Cu Metallization

被引：0

作者：

Lin, C-H. ^{[1
]}

Greene, B. ^{[1
]}

Narasimha, S. ^{[1
]}

Cai, J. ^{[1
]}

Bryant, A. ^{[1
]}

Radens, C. ^{[1
]}

Narayanan, V. ^{[1
]}

Linder, B. ^{[1
]}

Ho, H. ^{[1
]}

Aiyar, A. ^{[1
]}

Alptekin, E. ^{[1
]}

An, J-J. ^{[1
]}

Aquilino, M. ^{[1
]}

Bao, R. ^{[1
]}

Basker, V. ^{[1
]}

Breil, N. ^{[1
]}

Brodsky, M. ^{[1
]}

Chang, W. ^{[1
]}

Clevenger, L. ^{[1
]}

Chidambarrao, D. ^{[1
]}

Christiansen, C. ^{[1
]}

Conklin, D. ^{[1
]}

DeWan, C. ^{[1
]}

Dong, H. ^{[1
]}

Economikos, L. ^{[1
]}

Engel, B. ^{[1
]}

Fang, S. ^{[1
]}

Ferrer, D. ^{[1
]}

Friedman, A. ^{[1
]}

Gabor, A. ^{[1
]}

Guarin, F. ^{[1
]}

Guan, X. ^{[1
]}

Hasanuzzaman, M. ^{[1
]}

Hong, J. ^{[1
]}

Hoyos, D. ^{[1
]}

Jagannathan, B. ^{[1
]}

Jain, S. ^{[1
]}

Jeng, S-J. ^{[1
]}

Johnson, J. ^{[1
]}

Kannan, B. ^{[1
]}

Ke, Y. ^{[1
]}

Khan, B. ^{[1
]}

Kim, B. ^{[1
]}

Koswatta, S. ^{[1
]}

Kumar, A. ^{[1
]}

Kwon, T. ^{[1
]}

Kwon, U. ^{[1
]}

Lanzerotti, L. ^{[1
]}

Lee, H-K ^{[1
]}

Lee, W-H. ^{[1
]}

机构：

[1] IBM Semicond Res & Dev Ctr SRDC, Hopewell Jct, NY 12533 USA

来源：

2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM) | 2014年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We present a fully integrated 14nm CMOS technology featuring finFET architecture on an SOI substrate for a diverse set of SoC applications including HP server microprocessors and LP ASICs. This SOI finFET architecture is integrated with a 4th generation deep trench embedded DRAM to provide an ultra-dense (0.0174um(2)) memory solution for industry leading ` scale-out' processor design. A broad range of Vts is enabled on chip through a unique dual workfunction process applied to both NFETs and PFETs. This enables simultaneous optimization of both lowVt (HP) and HiVt (LP) devices without reliance on problematic approaches like heavy doping or Lgate modulation to create Vt differentiation. The SOI finFET's excellent subthreshold behavior allows gate length scaling to the sub 20nm regime and superior low Vdd operation. This leads to a substantial (> 35%) performance gain for Vdd similar to 0.8V compared to the HP 22nm planar predecessor technology. At the same time, the exceptional FE/BE reliability enables high Vdd (>1.1V) operation essential to the high single thread performance for processors intended for 'scale-up' enterprise systems. A hierarchical BEOL with 15 levels of copper interconnect delivers both high performance wire-ability as well as effective power supply and clock distribution for very large >600mm(2) SoCs.

引用

页数：3

共 40 条

[31] A 4900μm2 839Mbps Side-Channel Attack Resistant AES-128 in 14nm CMOS with Heterogeneous Sboxes, Linear Masked MixColumns and Dual-Rail Key Addition
Kumar, Raghavan
Suresh, Vikram
Kar, Monodeep
Satpathy, Sudhir
Anders, Mark
Kaul, Himanshu
Agarwal, Amit
Hsu, Steven
2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C234 - C235
[32] Novel 0.44μm2 Ti-salicide STI cell technology for high-density NOR flash memories and high performance embedded application
Watanabe, H
Yamada, S
Tanimoto, M
Matsui, M
Kitamura, S
Amemiya, K
Tanzawa, T
Sakagami, E
Kurata, M
Isobe, K
Takebuchi, M
Kanda, M
Mori, S
Watanabe, T
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 975 - 978
[33] 5nm CMOS Production Technology Platform featuring full-fledged EUV, and High Mobility Channel FinFETs with densest 0.021μm2 SRAM cells for Mobile SoC and High Performance Computing Applications
Yeap, Geoffrey
Lin, S. S.
Chen, Y. M.
Shang, H. L.
Wang, P. W.
Lin, H. C.
Peng, Y. C.
Sheu, J. Y.
Wang, M.
Chen, X.
Yang, B. R.
Lin, C. P.
Yang, F. C.
Leung, Y. K.
Lin, D. W.
Chen, C. P.
Yu, K. F.
Chen, D. H.
Chang, C. Y.
Chen, H. K.
Hung, P.
Hou, C. S.
Cheng, Y. K.
Chang, J.
Yuan, L.
Lin, C. K.
Chen, C. C.
Yeo, Y. C.
Tsai, M. H.
Lin, H. T.
Chui, C. O.
Huang, K. B.
Chang, W.
Lin, H. J.
Chen, K. W.
Chen, R.
Sun, S. H.
Fu, Q.
Yang, H. T.
Chiang, H. T.
Yeh, C. C.
Lee, T. L.
Wang, C. H.
Shue, S. L.
Wu, C. W.
Lu, R.
Lin, W. R.
Wu, J.
Lai, F.
Wu, Y. H.
2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
[34] Fully planar 0.562μm2 T-RAM cell in a 130nm SOICMOS logic technology for high-density high-performance SRAMs
Nemati, F
Cho, HJ
Robins, S
Gupta, R
Tarabbia, M
Yang, KJ
Hayes, D
Gopalakrishnan, V
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 273 - +
[35] A 14nm-FinFET 1Mb Embedded 1T1R RRAM with a 0.022μm2 Cell Size Using Self-Adaptive Delayed Termination and Multi-Cell Reference
Yang, Jianguo
Xue, Xiaoyong
Xu, Xiaoxin
Wang, Qiao
Jiang, Haijun
Yu, Jie
Dong, Danian
Zhang, Feng
Lv, Hangbing
Liu, Ming
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 336 - +
[36] A 0.9-μm2 1T1R Bit Cell in 14-nm High-Density Metal Fuse Technology for High-Volume Manufacturing and In-Field Programming
Chen, Zhanping
Kulkarni, Sarvesh H.
Dorgan, Vincent E.
Rajarshi, Salil Manohar
Jiang, Lei
Bhattacharya, Uddalak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (04) : 933 - 939
[37] A low power 40nm CMOS technology featuring extremely high density of logic (2100kGate/mm2) and SRAM (0.195μm2) for wide range of mobile applications with wireless system
Watanabe, R.
Oishi, A.
Sanuki, T.
Kimijima, H.
Okamoto, K.
Fujita, S.
Fukui, H.
Yoshida, K.
Otani, H.
Morifuji, E.
Kojima, K.
Inohara, M.
Igrashi, H.
Honda, K.
Yoshimura, H.
Nakayama, T.
Miyake, S.
Hirai, T.
Iwamoto, T.
Nakahara, Y.
Kinoshita, K.
Morimoto, T.
Kobayashi, S.
Kyoh, S.
Ikeda, M.
Imai, K.
Iwai, M.
Nakamura, N.
Matsuoka, F.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 641 - +
[38] Fully-depleted SOI technology using high-K and single-metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell
Fenouillet-Beranger, C.
Denorme, S.
Icard, B.
Boeuf, F.
Coignus, J.
Faynot, O.
Brevard, L.
Buj, C.
Soonekindt, C.
Todeschini, J.
Le-Denmat, J. C.
Loubet, N.
Gallon, C.
Perreau, P.
Manakli, S.
Minghetti, B.
Pain, L.
Amal, V.
Vandooren, A.
Aime, D.
Tosti, L.
Savardi, C.
Broekaart, M.
Gouraud, P.
Leverd, F.
Dejonghe, V.
Brun, P.
Guillermet, M.
Aminpur, M.
Barnola, S.
Rouppert, F.
Martin, F.
Salvetat, T.
Lhostis, S.
Laviron, C.
Auriac, N.
Kormann, T.
Chabanne, G.
Gaillard, S.
Belmont, O.
Laffosse, E.
Barge, D.
Zauner, A.
Tarnowka, A.
Romanjee, K.
Brut, H.
Lagha, A.
Bonnetier, S.
Joly, F.
Mayet, N.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 267 - +
[39] 5.6Mb/mm2 1R1W 8T SRAM Arrays Operating down to 560mV Utilizing Small-Signal Sensing with Charge-Shared Bitline and Asymmetric Sense Amplifier in 14nm FinFET CMOS Technology
Keane, John
Kulkarni, Jaydeep
Koo, Kyung-Hoae
Nalam, Satyanand
Guo, Zheng
Karl, Eric
Zhang, Kevin
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 308 - U429
[40] High-Density 3-D Metal-Fuse PROM featuring 1.37μm2 1T1R Bit Cell in 32nm High-k Metal-Gate CMOS Technology
Kulkarni, Sarvesh H.
Chen, Zhanping
He, Jun
Jiang, Lei
Pedersen, Brian
Zhang, Kevin
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 28 - 29

← 1 2 3 4 →