3D Scaling for Insulated Gate Bipolar Transistors (IGBTs) with Low Vce(sat)

被引：0

作者：

Tsutsui, K. ^{[1
]}

Kakushima, K. ^{[1
]}

Hoshii, T. ^{[1
]}

Nakajima, A. ^{[2
]}

Nishizawa, S. ^{[3
]}

Wakabayashi, H. ^{[1
]}

Muneta, I. ^{[1
]}

Sato, K. ^{[4
]}

Matsudai, T. ^{[5
]}

Saito, W. ^{[5
]}

Saraya, T. ^{[6
]}

Itou, K. ^{[6
]}

Fukui, M. ^{[6
]}

Suzuki, S. ^{[6
]}

Kobayashi, M. ^{[6
]}

Takakura, T. ^{[6
]}

Hiramoto, T. ^{[6
]}

Ogura, A. ^{[7
]}

Numasawa, Y. ^{[7
]}

Omura, I. ^{[8
]}

Ohashi, H. ^{[1
]}

Iwai, H. ^{[1
]}

机构：

[1] Tokyo Inst Technol, Yokohama, Kanagawa, Japan

[2] Natl Inst Adv Ind Sci & Technol, Tsukuba, Ibaraki, Japan

[3] Kyushu Univ, Fukuoka, Japan

[4] Mitusbishi Elect, Fukuoka, Japan

[5] Toshiba Elect Devices & Storage Corp, Tokyo, Japan

[6] Univ Tokyo, Tokyo, Japan

[7] Meiji Univ, Kawasaki, Kanagawa, Japan

[8] Kyushu Inst Technol, Kitakyushu, Fukuoka, Japan

来源：

2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2017年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Three dimensionally (3D) scaled IGBTs that have a scaling factor of 3 (k=3) with respect to current commercial products (k=1) were fabricated for the first time. The scaling was applied to the lateral and vertical dimensions as well as the gate voltage. A significant decrease in ON resistance, -1 V-ce(sat) reduction from 1.70 to 1.26 V -- was experimentally confirmed for the 3D scaled IGBTs.

引用

页码：1137 / 1140

页数：4

共 50 条

[1] Series Connection of Insulated Gate Bipolar Transistors (IGBTs)
Withanage, Ruchira
Shammas, Noel
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2012, 27 (04) : 2204 - 2212
[2] A transient model for insulated gate bipolar transistors (IGBTs)
Ryu, Sehwan
Lee, Myungsoo
Hajji, Mohsen A.
Ahn, Hyungkeun
Han, Deukyoung
El Nokali, Mahmoud
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (04) : 399 - 409
[3] Experimental Verification of a 3D Scaling Principle for Low Vce(sat) IGBT
Kakushima, K.
Hoshii, T.
Tsutsui, K.
Nakajima, A.
Nishizawa, S.
Wakabayashi, H.
Muneta, I.
Sato, K.
Matsudai, T.
Saito, W.
Saraya, T.
Itou, K.
Fukui, M.
Suzuki, S.
Kobayashi, M.
Takakura, T.
Hiramoto, T.
Ogura, A.
Numasawa, Y.
Omura, I.
Ohashi, H.
Iwai, H.
2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
[4] Identification of Failure Precursor Parameters for Insulated Gate Bipolar Transistors (IGBTs)
Patil, Nishad
Das, Diganta
Goebel, Kai
Pecht, Michael
2008 INTERNATIONAL CONFERENCE ON PROGNOSTICS AND HEALTH MANAGEMENT (PHM), 2008, : 25 - +
[5] Electrically assisted stereolithography 3D printing of graded permittivity composites for in-situ encapsulation of insulated gate bipolar transistors (IGBTs)
Zhong, Lipeng
Liu, Wei
Sun, Youqing
Wang, Feng
Chen, She
Sun, Qiuqin
Liu, Yufeng
Yuan, Chao
Li, Xiaopeng
Fei, Guanghai
MATERIALS & DESIGN, 2023, 233
[6] The Influence of Soldering Profile on the Thermal Parameters of Insulated Gate Bipolar Transistors (IGBTs)
Pietruszka, Adrian
Gorecki, Pawel
Wronski, Sebastian
Illes, Balazs
Skwarek, Agata
APPLIED SCIENCES-BASEL, 2021, 11 (12):
[7] Impact of Dormancy Periods on Power Cycling of Insulated Gate Bipolar Transistors (IGBTs)
Valentine, Nathan
Das, Diganta
2016 IEEE ACCELERATED STRESS TESTING & RELIABILITY CONFERENCE (ASTR), 2016,
[8] New Gate Driver for online adjustable switching behavior of Insulated Gate Bipolar Transistors (IGBTs)
Stamer, Fabian
Liske, Andreas
Hiller, Marc
2019 21ST EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE '19 ECCE EUROPE), 2019,
[9] Improvement of the safe operating area for p-channel insulated-gate bipolar transistors (IGBTs)
Ueno, Katsunori
Hoshi, Yasuyuki
Iwamuro, Noriyuki
Kumagai, Naoki
Hashimoto, Osamu
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1991, 30 (6 A): : 966 - 969
[10] Molded Insulated-Gate Bipolar Transistors
Fuji Electric Review, 1994, 40 (167):

← 1 2 3 4 5 →