Ares: A Scalable High-Performance Passive Measurement Tool Using a Multicore System

被引:1
|
作者
Wu, Xiaoban [1 ]
Luo, Yan [1 ]
Bezerra, Jeronimo [2 ]
Wang, Liang-Min [3 ]
机构
[1] Univ Massachusetts Lowell, Lowell, MA 01854 USA
[2] Florida Int Univ, Miami, FL 33199 USA
[3] Intel Corp, Santa Clara, CA 95051 USA
基金
美国国家科学基金会;
关键词
Passive Measurement; Multicore Systems; Scalability;
D O I
10.1109/nas.2019.8834734
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network measurement tools must support the collection of fine-grain flow statistics and scale well to the increasing line rates. However, conventional network measurement software tools are inadequate in high-speed network at the current scale. In this paper, we present Ares, a scalable high-performance passive network measurement tool to collect accurate per-flow metrics. Ares is built on a multicore platform, consisting of an effective hierarchical core assignment strategy, an efficient hash table for keeping flow statistics, a novel lockless flow statistics management scheme, as well as cache friendly prefetching. Our extensive performance evaluation shows that Ares brings about 19x speedup for 64-byte packets over existing approaches and can sustain up to a line rate of 100Gbps, while delivering the same level of fine-grained flow metrics.
引用
收藏
页码:67 / 74
页数:8
相关论文
共 50 条
  • [1] Load Distribution Method using Multicore Based NIC for High-Performance Computing System
    Ahn, Jae Woo
    Kim, Jong Beom
    Choi, Won Seok
    Kim, Jong Oh
    Choi, Seong Gon
    [J]. 2018 20TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2018, : 90 - 93
  • [2] Cost-Effective Design of Scalable High-Performance Systems Using Active and Passive Interposers
    Stow, Dylan
    Xie, Yuan
    Siddiqua, Taniya
    Loh, Gabriel H.
    [J]. 2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 728 - 735
  • [3] A Multicore Architecture for High-Performance Scientific Computing using FPGAs
    Cobos Carrascosa, J. P.
    Aparicio del Moral, B.
    Ramos, J. L.
    Lopez Jimenez, A. C.
    del Toro Iniesta, J. C.
    [J]. 2014 IEEE 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SOCS (MCSOC), 2014, : 223 - 228
  • [4] Ceph: A scalable, high-performance distributed file system
    Weil, Sage A.
    Brandt, Scott A.
    Miller, Ethan L.
    Long, Darrell D. E.
    Maltzahn, Carlos
    [J]. USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 307 - +
  • [5] DESIGN, MANUFACTURE AND EVALUATION OF A SCALABLE HIGH-PERFORMANCE NEURAL SYSTEM
    BOLOURI, H
    MORGAN, P
    GURNEY, K
    [J]. ELECTRONICS LETTERS, 1994, 30 (05) : 426 - 427
  • [6] Multicore Programming Techniques for High-Performance ATE
    Ravindran, Murali
    Meisel, Jeff
    [J]. 2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 266 - 270
  • [7] High-Performance Numerical Optimization on Multicore Clusters
    Hadjidoukas, Panagiotis E.
    Voglis, Constantinos
    Dimakopoulos, Vassilios V.
    Lagaris, Isaac E.
    Papageorgiou, Dimitris G.
    [J]. EURO-PAR 2011 PARALLEL PROCESSING, PT 2, 2011, 6853 : 353 - 364
  • [8] Multicore Programming Techniques for High-Performance ATE
    Ravindran, Murali
    Meisel, Jeff
    [J]. IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2009, 12 (04) : 26 - 29
  • [9] The high performance scalable display of passive OLED
    Maeshima K.
    Terazaki N.
    Hará Z.
    Kiridoshi S.
    Okumura T.
    [J]. Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2010, 64 (09): : 1306 - 1309
  • [10] High-Performance Bidiagonal Reduction using Tile Algorithms on Homogeneous Multicore Architectures
    Ltaief, Hatem
    Luszczek, Piotr
    Dongarra, Jack
    [J]. ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 2013, 39 (03):