DESIGN, MANUFACTURE AND EVALUATION OF A SCALABLE HIGH-PERFORMANCE NEURAL SYSTEM

被引：4

作者：

BOLOURI, H ^{[1
]}

MORGAN, P ^{[1
]}

GURNEY, K ^{[1
]}

机构：

[1] BRUNEL UNIV,DEPT HUMAN SCI,UXBRIDGE UB8 3PH,MIDDX,ENGLAND

来源：

ELECTRONICS LETTERS | 1994年 / 30卷 / 05期

关键词：

NEURAL NETWORKS; VLSI;

D O I：

10.1049/el:19940283

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The Letter describes a scalable neural system, HyperNet, based on a probabilistic RAM-based architecture and using a custom VLSI IC. A system using five HyperNet VLSI ICs and capable of realising up to 10 240 neurons has been designed, manufactured and demonstrated to have the potential to learn more than three orders of magnitude faster than simulations on current workstations.

引用

页码：426 / 427

页数：2

共 50 条

[1] Design and evaluation of scalable switching fabrics for high-performance routers
Tzeng, NF
Batchu, RC
[J]. 2002 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDING, 2002, : 167 - 174
[2] MANUFACTURE ORIENTED DESIGN OF HIGH-PERFORMANCE MECHANICAL FILTERS
GUNTHER, AE
THIELE, E
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (12): : 1241 - 1250
[3] Design and manufacture of high-performance microbatteries: lithium and beyond
Chen, Feiyang
Xu, Zheng-Long
[J]. MICROSTRUCTURES, 2022, 2 (03):
[4] Design & Manufacture of a High-Performance Bicycle Crank by Additive Manufacturing
McEwen, Iain
Cooper, David E.
Warnett, Jay
Kourra, Nadia
Williams, Mark A.
Gibbons, Gregory J.
[J]. APPLIED SCIENCES-BASEL, 2018, 8 (08):
[5] Ceph: A scalable, high-performance distributed file system
Weil, Sage A.
Brandt, Scott A.
Miller, Ethan L.
Long, Darrell D. E.
Maltzahn, Carlos
[J]. USENIX ASSOCIATION 7TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 307 - +
[6] Scalable Manufacture of High-Performance Battery Electrodes Enabled by a Template-Free Method
Xiong, Ruoyu
Zhang, Yun
Wang, Yunming
Song, Lan
Li, Maoyuan
Yang, Hui
Huang, Zhigao
Li, Dequn
Zhou, Huamin
[J]. SMALL METHODS, 2021, 5 (06)
[7] A scalable architecture of high-performance Montgomery multiplier for design reuse
Chen, HH
Sun, YH
Bai, GQ
[J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1251 - 1255
[8] Scalable High-Performance Architecture for Convolutional Ternary Neural Networks on FPGA
Prost-Boucle, Adrien
Bourge, Alban
Petrot, Frederic
Alemdar, Hande
Caldwell, Nicholas
Leroy, Vincent
[J]. 2017 27TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2017,
[9] Design of a high-performance network system
Huang, Liwen
He, Li
[J]. Jisuanji Gongcheng/Computer Engineering, 2000, 26 (02): : 102 - 103
[10] Design and evaluation of a high-performance haptic interface
Ellis, RE
Ismaeil, OM
Lipsett, MG
[J]. ROBOTICA, 1996, 14 : 321 - 327

← 1 2 3 4 5 →