DESIGN, MANUFACTURE AND EVALUATION OF A SCALABLE HIGH-PERFORMANCE NEURAL SYSTEM

被引：4

作者：

BOLOURI, H ^{[1
]}

MORGAN, P ^{[1
]}

GURNEY, K ^{[1
]}

机构：

[1] BRUNEL UNIV,DEPT HUMAN SCI,UXBRIDGE UB8 3PH,MIDDX,ENGLAND

来源：

ELECTRONICS LETTERS | 1994年 / 30卷 / 05期

关键词：

NEURAL NETWORKS; VLSI;

D O I：

10.1049/el:19940283

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The Letter describes a scalable neural system, HyperNet, based on a probabilistic RAM-based architecture and using a custom VLSI IC. A system using five HyperNet VLSI ICs and capable of realising up to 10 240 neurons has been designed, manufactured and demonstrated to have the potential to learn more than three orders of magnitude faster than simulations on current workstations.

引用

页码：426 / 427

页数：2

共 50 条

[31] High-performance processor design guided by system costs
[J]. Hewlett Packard J, 3 (61-68):
[32] DESIGN AND APPLICATION OF A HIGH-PERFORMANCE PREPARATIVE LC SYSTEM
SCHAEFER, J
[J]. AMERICAN LABORATORY, 1988, 20 (05) : 42 - &
[33] Design of a high-performance full-system instrumentation
[J]. Zhang, Wei-Hua, 1600, Northeast University (35):
[34] Design and implementation of high-performance Intrusion Detection System
Kim, BK
Kim, IK
Kim, KY
Jang, JS
[J]. COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2004, PT 4, 2004, 3046 : 594 - 602
[35] Design of loading policies for a high-performance computer system
Zhang, Y
Johnson, MA
Palekar, US
[J]. IIE TRANSACTIONS, 1997, 29 (03) : 245 - 254
[36] High-performance processor design guided by system costs
Kubicek, DC
Sullivan, TJ
Mehra, A
McBride, JG
[J]. HEWLETT-PACKARD JOURNAL, 1997, 48 (03): : 61 - 68
[37] A SCALABLE HIGH-PERFORMANCE GRAPHICS PROCESSOR - GVIP
IKEDO, T
[J]. VISUAL COMPUTER, 1995, 11 (03): : 121 - 133
[38] A scalable high-performance active network node
Decasper, DS
Plattner, B
Parulkar, GM
Choi, S
DeHart, JD
Wolf, T
[J]. IEEE NETWORK, 1999, 13 (01): : 8 - 19
[39] DESIGN OF A HIGH-PERFORMANCE PULSE-MODULATION SYSTEM
SNOOK, DR
CURTIS, GS
[J]. HEWLETT-PACKARD JOURNAL, 1989, 40 (05): : 51 - 59
[40] High-performance crossbar design for system-on-chip
Wijetunga, P
[J]. 3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 138 - 143

← 1 2 3 4 5 →