High-performance crossbar design for system-on-chip

被引:6
|
作者
Wijetunga, P [1 ]
机构
[1] Univ So Calif, Dept Elect Engn, Los Angeles, CA 90089 USA
关键词
D O I
10.1109/IWSOC.2003.1213023
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new low-swing pass-transistor logic style for designing high-performance crossbar switches for system-on-chip applications is proposed The new pass-transistor architecture uses current-switching and end-to-end swing restoration to improve the crossbar performance. The architecture is verified in 0.35 and 0.25 mum CMOS technology. The 4-b 4x 4 crossbar switch in 0.35 mum CMOS occupied an area of 1.4 mum(2) and achieved 36 Gb/s. Analysis suggests that the new logic style can be used to design multi-Tb/s crossbar switches in 0.18 mum and lower CMOS technology.
引用
收藏
页码:138 / 143
页数:6
相关论文
共 50 条
  • [1] Recent developments in high-performance system-on-chip IC design
    Khan, A
    [J]. 2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 151 - 158
  • [2] High-Performance Time Server Core for FPGA System-on-Chip
    Viejo, Julian
    Juan-Chico, Jorge
    Bellido, Manuel J.
    Ruiz-de-Clavijo, Paulino
    Guerrero, David
    Ostua, Enrique
    Cano, German
    [J]. ELECTRONICS, 2019, 8 (05)
  • [3] LOTTERYBUS: A new high-performance communication architecture for system-on-chip designs
    Lahiri, K
    Raghunathan, A
    Lakshminarayana, G
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 15 - 20
  • [4] A high-performance low-power system-on-chip platform architecture
    Erdogan, A.T.
    Arslan, T.
    Lo, W.-C.
    [J]. Canadian Journal of Electrical and Computer Engineering, 2002, 27 (04) : 155 - 158
  • [5] A high-performance low-power system-on-chip platform architecture
    Erdogan, AT
    Arslan, T
    Lo, WC
    [J]. CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2002, 27 (04): : 155 - 158
  • [6] Narrow-band low-noise amplifier synthesis for high-performance system-on-chip design
    Nieuwoudt, Arthur
    Ragheb, Tamer
    Massoud, Yehia
    [J]. MICROELECTRONICS JOURNAL, 2007, 38 (12) : 1123 - 1134
  • [7] FLEXBUS: A high-performance system-on-chip communication architecture with a dynamically configurable topology
    Sekar, K
    Lahiri, K
    Raghunathan, A
    Dey, S
    [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 571 - 574
  • [8] Nexus: An asynchronous crossbar interconnect for synchronous system-on-chip designs
    Lines, A
    [J]. HOT INTERCONNECTS 11, 2003, : 2 - 9
  • [9] Design and implementation of crossbar scheduler for system-on-chip network in quantum dot cellular automata technology
    Thakur, Gunjan
    Sarvagya, Mrinal
    Sharan, Preeta
    [J]. INTERNET TECHNOLOGY LETTERS, 2018, 1 (06)
  • [10] System-on-Chip Design and Implementation
    Brackenbury, Linda E. M.
    Plana, Luis A.
    Pepper, Jeffrey
    [J]. IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281