共 50 条
- [41] Low-power parallel video compression architecture for a single-chip digital CMOS camera [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (03): : 195 - 207
- [42] Low-Power Parallel Video Compression Architecture for a Single-Chip Digital CMOS Camera [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 195 - 207
- [43] A parallel memory architecture for video coding [J]. JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE A, 2008, 9 (12): : 1644 - 1655
- [44] A function-rich FPGA system of camera image processing for video meeting [J]. 2021 IEEE 14TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2021), 2021, : 31 - 37
- [45] Design principles and architecture of the system "Processing and analysis of images and video streams" [J]. 12TH INTERNATIONAL CONFERENCE - MESH METHODS FOR BOUNDARY: VALUE PROBLEMS AND APPLICATIONS, 2019, 1158
- [46] The Video Capture and Processing Research on Smart Car Road Information Based on OV7620 Camera [J]. 2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 1, 2010, : 108 - 111
- [47] A DIGITAL VIDEO CAMERA SYSTEM [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1990, 36 (04) : 866 - 876
- [48] Study on Architecture of Photogrammetric Parallel Processing System Based on Cluster Computing [J]. 2009 INTERNATIONAL CONFERENCE ON ENVIRONMENTAL SCIENCE AND INFORMATION APPLICATION TECHNOLOGY,VOL I, PROCEEDINGS, 2009, : 378 - +
- [49] The Video, the City, and the Spectator: Architecture and Its Bodies in Front of a Video Camera [J]. ARTNODES, 2021, (27):