A Super-Harmonic Back-Gate Coupled Quadrature VCO in Standard CMOS Process

被引：0
|
作者：
Chung, Wai Fung [1 ]
Cheng, Kwok Keung Michael [1 ]
机构：
[1] Chinese Univ Hong Kong, Dept Elect Engn, Shatin, Hong Kong, Peoples R China
来源：
2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5 | 2007年
关键词：
Back-gate coupling; super-harmonic; complementary metal oxide semiconductor (CMOS); voltage-controlled oscilator (VCO);
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low-power, low-voltage CMOS quadrature voltage-controlled oscillator (QVCO) design based upon super-harmonic coupling is proposed. Quadrature phase outputs are obtained by second-harmonic signal injection via the back-gate input of the biasing transistors. Its advantages include low voltage operation (1V), low power consumption and high oscillation frequency. For demonstration, the measured performance of a fully integrated 5GHz QVCO circuit fabricated using 0.35-mu m standard CMOS process is presented.
引用
收藏
页码：1959 / 1962
页数：4
相关论文
共 50 条
  • [41] DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS
    Ieong, MeiKei
    Wong, H.-S.Philip
    Taur, Yuan
    Oldiges, Phil
    Frank, David
    International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, 2000, : 147 - 150
  • [42] Influence of Back-Gate Bias and Process Conditions on the Gamma Degradation of the Transconductance of MuGFETs
    Put, Sofie
    Simoen, Eddy
    Collaert, Nadine
    De Keersgieter, An
    Claeys, Corneel
    Van Uffelen, Marco
    Leroux, Paul
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (04) : 1771 - 1776
  • [43] DC and AC performance analysis of 25 nm symmetric/asymmetric double-gate, back-gate and bulk CMOS
    Ieong, M
    Wong, HSP
    Taur, Y
    Oldiges, P
    Frank, D
    2000 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2000, : 147 - 150
  • [44] Very low noise current-shaped optimally coupled CMOS LC quadrature VCO
    Nikpaik, Amir
    Nabavi, Abdolreza
    IEICE ELECTRONICS EXPRESS, 2010, 7 (08): : 520 - 526
  • [45] An Nmos Cross-Coupled Quadrature Vco using Coupling Common-Gate Pmosfets
    Jang, Sheng-Lyang
    Lin, Hsi-Han
    Hsue, Ching-Wen
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (08) : 1705 - 1708
  • [46] Bottom-series coupled quadrature VCO using the inductive gate voltage boosting technique
    Jang, Sheng-Lyang
    Chou, Li-Te
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (09) : 1175 - 1183
  • [47] A Back-Gate Coupling Quadrature Voltage-Control Oscillator Embedded With Self Body-Bias Schema
    Wu, Janne-Wha
    Wu, Han-Hsin
    Hsu, Kai-Cheng
    Chen, Chang-Chun
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (03) : 146 - 148
  • [48] Strained-Si channel super-self-aligned back-gate/double-gate planar transistors
    Lin, Hao
    Liu, Haitao
    Kumar, Arvind
    Avci, Uygar
    Van Delden, Jay S.
    Tiwari, Sandip
    Kumar, Arvind
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (06) : 506 - 508
  • [49] Total Ionizing Dose Effects on DC/RF Performances of Emerging Vertical Back-Gate CMOS Platform
    Ma, Yue
    Bi, Jinshun
    Zhao, Biyao
    Fan, Linjie
    Wang, Jianjian
    Yan, Gangping
    Xu, Ziming
    Chen, Baihong
    Deng, Hanying
    Li, Zhiqiang
    Stempitsky, Viktor
    IEEE Transactions on Device and Materials Reliability, 2024, 24 (04) : 637 - 645
  • [50] A 1.52-GHz Super-Harmonic Injection-Locked Ring Oscillator in 130nm CMOS
    Fahmy, Eman Salah El-Din
    Ibrahim, Sameh Assem
    Hafez, Ismail Mohamed
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 1037 - 1040
12345