Design & Performance Analysis of Strained-Si N-MOSFET using TCAD

被引：0
|
作者：
Martha, Pramod [1 ]
Hota, Aditya Kumar [1 ]
Sethi, Kabiraj [1 ]
机构：
[1] Veer Surendra Sai Univ Technol, Dept Elect & Telecommun Engn, Burla, India
来源：
PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016 | 2016年
关键词：
Strained Silicon; Diffusion; Salicide; Arora model; Capacitance; -Voltage; MOSFET; MOBILITY;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Geometric Scaling and high channel doping incorporate loss in mobility. To compensate this, substrate engineering innovations like SOI(Silicon On Insulator) and strained silicon technologies are introduced In this paper NMOS is designed on Strained Si/relaxed Sio.sGeo.2 heterostructure using TCAD. Electrical analysis of Strained-Si nMOSFET has been done by the ATLAS 2D simulator using low field Arora mobility model. A mobility enhancement factor of 2.6 and transconductance enhancement of 100% at low voltage, compared to that of unstrained Si control device at room temperature(300K) achieved in this work.Parasitic gate capacitance, the reason for the rise in the delay time has been reduced in the range of 10(-15) E
引用
收藏
页码：958 / 961
页数：4
相关论文
共 50 条
  • [1] Investigation of low temperature performance in heterostructure Strained-Si n-MOSFET
    Dash, Tara Prasanna
    Das, Sanghamitra
    Pradhan, Diana
    Dey, Suprava
    2017 2ND INTERNATIONAL CONFERENCE ON MAN AND MACHINE INTERFACING (MAMI), 2017,
  • [2] Fabrication and analysis of deep submicron strained-Si N-MOSFET's
    Rim, KK
    Hoyt, JL
    Gibbons, JF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (07) : 1406 - 1415
  • [3] DIBL in short-channel strained-Si n-MOSFET
    Mahato, S. S.
    Chakraborty, P.
    Maiti, T. K.
    Bera, M. K.
    Mahata, C.
    Sengupta, M.
    Chakraborty, A.
    Sarkar, S. K.
    Maiti, C. K.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 196 - +
  • [4] Electron mobility modeling in strained-Si n-MOSFETs using TCAD
    Dash, Tara Prasanna
    Das, Sanghamitra
    Pradhan, Diana
    Nanda, Rajib K.
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [5] Study of 65 nm n-MOSFET Using SILVACO TCAD
    Ali, Farida A.
    Sahoo, Abhipsha
    Dash, Tara P.
    Bose, Gouranga
    ADVANCED SCIENCE LETTERS, 2016, 22 (02) : 381 - 383
  • [6] Simulation and analysis of fully depleted strained-Si SOI MOSFET
    Jing, Liu
    Yong, Gao
    Huang Yuan-Yuan
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 143 - 145
  • [7] A new strained-Si channel power MOSFET for high performance applications
    Cho, YK
    Roh, TM
    Kim, J
    ETRI JOURNAL, 2006, 28 (02) : 253 - 256
  • [8] Study of Strained-Si/SiGe Channel p-MOSFETs Using TCAD
    Das, Sanghamitra
    Dash, Tara Prasanna
    Nanda, Rajib Kumar
    Maiti, C. K.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 181 - 188
  • [9] Performance analysis of uniaxially strained monolayer black phosphorus and blue phosphorus n-MOSFET and p-MOSFET
    Banerjee, L.
    Mukhopadhyay, A.
    Sengupta, A.
    Rahaman, H.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (03) : 919 - 930
  • [10] Performance analysis of uniaxially strained monolayer black phosphorus and blue phosphorus n-MOSFET and p-MOSFET
    L. Banerjee
    A. Mukhopadhyay
    A. Sengupta
    H. Rahaman
    Journal of Computational Electronics, 2016, 15 : 919 - 930
12345