A trellis decoder for HDTV

被引：1

作者：

Lin, WW ^{[1
]}

Caldwell, MD ^{[1
]}

Hu, KR ^{[1
]}

机构：

[1] Sarnoff Corp, Princeton, NJ 08543 USA

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1999年 / 45卷 / 03期

关键词：

D O I：

10.1109/30.793542

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The United States Advanced Television Systems Committee has created a standard for terrestrial broadcast of digital HDTV signals that specifies the transmittal of 12 separate, interleaved trellis encoded data streams. This paper describes an area-efficient, low-latency delay, single trellis decoder that decodes all 12 separate data streams and provides seamless transitions between the two different expected operating conditions - with and without NTSC co-channel interference.

引用

页码：571 / 576

页数：6

共 50 条

[21] Schemes of clock recovery and synchronization in HDTV decoder SoC
Zhang, CR
Zheng, SB
Wang, F
Wang, T
Proceedings of 2005 IEEE International Workshop on VLSI Design and Video Technology, 2005, : 312 - 315
[22] An efficient VLSI architecture for CBAC of AVS HDTV decoder
Zheng, Junhao
Gao, Wen
Wu, David
Xie, Don
SIGNAL PROCESSING-IMAGE COMMUNICATION, 2009, 24 (04) : 324 - 332
[23] Study and implementation of system control for the HDTV video decoder
Liu, J
Jiang, J
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 871 - 874
[24] A single-chip HDTV video decoder design
Sita, R
Brosz, E
Meyer, R
Phillips, L
Ryan, RT
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1998, 44 (03) : 519 - 526
[25] On-Chip Bus Design for HDTV SoC Decoder
Yi Zhiqiang
Li Yun
2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
[26] A real-time video decoder for digital HDTV
Ling, N
Wang, NT
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 33 (03): : 295 - 306
[27] Design and implementation of system control for the HDTV video decoder
Liu, Jian
Li, Hua
Wang, Chengning
Yu, Sile
Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2002, 24 (04):
[28] FPGA Implementation of a Space-Time Trellis Decoder
Calayag, Marciano S., Jr.
Servano, Sarah Isolde T.
Tuazon, Kristina R.
Lorenzo, Romarie U.
Marciano, Joel S., Jr.
2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 69 - 72
[29] Low power trellis decoder with overscaled supply voltage
Liu, Yang
Zhang, Tong
Hu, Jiang
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 205 - 208
[30] A NONALGORITHMIC MAXIMUM-LIKELIHOOD DECODER FOR TRELLIS CODES
DAVIS, RC
LOELIGER, HA
IEEE TRANSACTIONS ON INFORMATION THEORY, 1993, 39 (04) : 1450 - 1453

← 1 2 3 4 5 →