Dynamic Bubble-Check Algorithm for Check Node Processing in Q-Ary LDPC Decoders

被引：0
|
作者：
Lin, Wei [1 ]
Bai, Baoming [1 ]
Ma, Xiao [2 ]
Sun, Rong [1 ]
机构：
[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China
[2] Sun Yat Sen Univ, Sch Informat Sci & Technol, Guangzhou 510275, Guangdong, Peoples R China
来源：
IEICE TRANSACTIONS ON COMMUNICATIONS | 2012年 / E95B卷 / 05期
关键词：
q-ary low-density parity-check (LDPC) codes; extended minsum (EMS); bubble-check; CODES; DESIGN; GF(Q);
D O I：
10.1587/transcom.E95.B.1815
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A simplified algorithm for check node processing of extended min-sum (EMS) q-ary LDPC decoders is presented in this letter. Compared with the bubble check algorithm, the so-called dynamic bubble-check (DBC) algorithm aims to further reduce the computational complexity for the elementary check node (ECN) processing. By introducing two flag vectors in ECN processing, The DBC algorithm can use the minimum number of comparisons at each step. Simulation results show that, DBC algorithm uses significantly fewer comparison operations than the bubble check algorithm, and presents no performance loss compared with standard EMS algorithm on AWGN channels.
引用
收藏
页码：1815 / 1818
页数：4
相关论文
共 39 条
  • [1] Bubble check: a simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders
    Boutillon, E.
    Conde-Canencia, L.
    ELECTRONICS LETTERS, 2010, 46 (09) : 633 - U51
  • [2] Q-ary LDPC Decoders with Reduced Complexity
    Shen, X. H.
    Lau, F. C. M.
    2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY (ICACT), 2013, : 941 - 946
  • [3] APPROXIMATE SORTING CHECK NODE PROCESSING IN NON-BINARY LDPC DECODERS
    Chytas, Dimitris
    Paliouras, Vassilis
    2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2020,
  • [4] A Novel Architecture for Elementary-Check-Node Processing in Nonbinary LDPC Decoders
    Abassi, Oussama
    Conde-Canencia, Laura
    Al Ghouwayel, Ali
    Boutillon, Emmanuel
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (02) : 136 - 140
  • [5] ADMM Check Node Penalized Decoders for LDPC Codes
    Wei, Haoyuan
    Banihashemi, Amir H.
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69 (06) : 3528 - 3540
  • [6] Dynamic iteration stopping algorithm for Q-ary LDPC coded CPM
    Xue, Rui
    Wei, Qiang
    Xu, Xi-Chao
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2015, 37 (01): : 169 - 174
  • [7] Syndrome Based Check Node Processing of High Order NB-LDPC Decoders
    Schlaefer, Philipp
    Wehn, Norbert
    Alles, Matthias
    Lehnigk-Emden, Timo
    Boutillon, Emmanuel
    2015 22ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS (ICT), 2015, : 156 - 162
  • [8] Hybrid Check Node Architectures for NB-LDPC Decoders
    Marchand, Cedric
    Boutillon, Emmanuel
    Harb, Hassan
    Conde-Canencia, Laura
    Al Ghouwayel, Ali
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (02) : 869 - 880
  • [9] Extended-Forward Architecture for Simplified Check Node Processing in NB-LDPC Decoders
    Marchand, Cedric
    Boutillon, Emmanuel
    Harb, Hassan
    Conde-Canencia, Laura
    Al Ghouwayel, Ali
    2017 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2017,
  • [10] Quantum Dot Cellular Automata Check Node Implementation for LDPC Decoders
    Awais, Muhammad
    Vacca, Marco
    Graziano, Mariagrazia
    Roch, Massimo Ruo
    Masera, Guido
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 368 - 377
1234