Time-Triggered Implementations of Dynamic Controllers

被引:10
|
作者
Truong Nghiem [1 ]
Pappas, George J. [1 ]
Alur, Rajeev [2 ]
Girard, Antoine [3 ]
机构
[1] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA
[2] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA
[3] Univ Grenoble 1, Lab Jean Kuntzmann, F-38041 Grenoble, France
基金
美国国家科学基金会;
关键词
Design; Performance; Control; dynamic controller; time-triggered; implementation; performance; PID; PI; scheduling; LANGUAGE; MATRIX;
D O I
10.1145/2331147.2331168
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Bridging the gap between model-based design and platform-based implementation is one of the critical challenges for embedded software systems. In the context of embedded control systems that interact with an environment, a variety of errors due to quantization, delays, and scheduling policies may generate executable code that does not faithfully implement the model-based design. In this article, we show that the performance gap between the model-level semantics of linear dynamic controllers, for example, the proportional-integral-derivative (PID) controllers and their implementation-level semantics, can be rigorously quantified if the controller implementation is executed on a predictable time-triggered architecture. Our technical approach uses lifting techniques for periodic time-varying linear systems in order to compute the exact error between the model semantics and the execution semantics. Explicitly computing the impact of the implementation on overall system performance allows us to compare and partially order different implementations with various scheduling or timing characteristics.
引用
收藏
页数:24
相关论文
共 50 条
  • [31] The fault hypothesis for the time-triggered architecture
    Kopetz, H
    BUILDING THE INFORMATION SOCIETY, 2004, 156 : 221 - 233
  • [32] Mode handling in the Time-Triggered Architecture
    Kopetz, H
    Nossal, R
    Hexel, R
    Kruger, A
    Millinger, D
    Pallierer, R
    Temple, C
    Krug, M
    CONTROL ENGINEERING PRACTICE, 1998, 6 (01) : 61 - 66
  • [33] Transparent redundancy in the time-triggered architecture
    Bauer, G
    Kopetz, H
    DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2000, : 5 - 13
  • [34] A time-triggered network-on-chip
    Schoeberl, Martin
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 377 - 382
  • [35] The time-triggered Ethernet (TTE) design
    Kopetz, H
    Ademaj, A
    Grillinger, P
    Steinhammer, K
    ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2005, : 22 - 33
  • [36] CAN emulation in a time-triggered environment
    Obermaisser, R
    ISIE 2002: PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-4, 2002, : 270 - 275
  • [37] Lyapunov-based stability of time-triggered impulsive logical dynamic networks
    Ding, Xueying
    Lu, Jianquan
    Chen, Xiangyong
    NONLINEAR ANALYSIS-HYBRID SYSTEMS, 2024, 51
  • [38] A gateway for time-triggered control networks
    Shaheen, Shehryar
    Heffernan, Donal
    Leen, Gabriel
    MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (01) : 38 - 50
  • [39] A Time-Triggered Ethernet (TTE) switch
    Steinhammer, Klaus
    Grillinger, Petr
    Ademaj, Astrit
    Kopetz, Hermann
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 792 - +
  • [40] Time-triggered controller area network
    Leen, G
    Heffernan, D
    COMPUTING & CONTROL ENGINEERING JOURNAL, 2001, 12 (06): : 245 - 256