共 50 条
- [31] The fault hypothesis for the time-triggered architecture BUILDING THE INFORMATION SOCIETY, 2004, 156 : 221 - 233
- [33] Transparent redundancy in the time-triggered architecture DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2000, : 5 - 13
- [34] A time-triggered network-on-chip 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 377 - 382
- [35] The time-triggered Ethernet (TTE) design ISORC 2005: EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2005, : 22 - 33
- [36] CAN emulation in a time-triggered environment ISIE 2002: PROCEEDINGS OF THE 2002 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-4, 2002, : 270 - 275
- [39] A Time-Triggered Ethernet (TTE) switch 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 792 - +
- [40] Time-triggered controller area network COMPUTING & CONTROL ENGINEERING JOURNAL, 2001, 12 (06): : 245 - 256