Time-Triggered Implementations of Dynamic Controllers

被引:10
|
作者
Truong Nghiem [1 ]
Pappas, George J. [1 ]
Alur, Rajeev [2 ]
Girard, Antoine [3 ]
机构
[1] Univ Penn, Dept Elect & Syst Engn, Philadelphia, PA 19104 USA
[2] Univ Penn, Dept Comp & Informat Sci, Philadelphia, PA 19104 USA
[3] Univ Grenoble 1, Lab Jean Kuntzmann, F-38041 Grenoble, France
基金
美国国家科学基金会;
关键词
Design; Performance; Control; dynamic controller; time-triggered; implementation; performance; PID; PI; scheduling; LANGUAGE; MATRIX;
D O I
10.1145/2331147.2331168
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Bridging the gap between model-based design and platform-based implementation is one of the critical challenges for embedded software systems. In the context of embedded control systems that interact with an environment, a variety of errors due to quantization, delays, and scheduling policies may generate executable code that does not faithfully implement the model-based design. In this article, we show that the performance gap between the model-level semantics of linear dynamic controllers, for example, the proportional-integral-derivative (PID) controllers and their implementation-level semantics, can be rigorously quantified if the controller implementation is executed on a predictable time-triggered architecture. Our technical approach uses lifting techniques for periodic time-varying linear systems in order to compute the exact error between the model semantics and the execution semantics. Explicitly computing the impact of the implementation on overall system performance allows us to compare and partially order different implementations with various scheduling or timing characteristics.
引用
收藏
页数:24
相关论文
共 50 条
  • [21] Advancements in dependable time-triggered communication
    Steiner, Wilfried
    SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, 2007, 4761 : 57 - 66
  • [22] Interfacing to Time-Triggered Communication Systems
    Puschner, Peter
    Kirner, Raimund
    2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2019), 2019, : 201 - 208
  • [23] POSTER ABSTRACT: Towards Correct Transformation: From High-Level Models to Time-Triggered Implementations
    Guesmi, Hela
    Ben Hedia, Belgacem
    Jan, Mathieu
    Bliudzey, Simon
    Bensalemz, Saddek
    2016 IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2016,
  • [24] Simulation Environment for Time-Triggered Ethernet
    Abuteir, Mohammed
    Obermaisser, Roman
    2013 11TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL INFORMATICS (INDIN), 2013, : 642 - 648
  • [25] Suppliers drive time-triggered bus
    Design News (Boston), 2000, 55 (10):
  • [26] DECOS: an integrated time-triggered architecture
    Obermaisser, R.
    Peti, P.
    Huber, B.
    El Salloum, C.
    ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2006, 123 (03): : 83 - 95
  • [27] Time-triggered smart transducer networks
    Elmenreich, Wilfried
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2006, 2 (03) : 192 - 199
  • [28] A protocol for loosely time-triggered architectures
    Benveniste, A
    Caspi, P
    Le Guernic, P
    Marchand, H
    Talpin, JP
    Tripakis, S
    EMBEDDED SOFTWARE, PROCEEDINGS, 2002, 2491 : 252 - 265
  • [29] Time-triggered Ethernet for space utilization
    Qiu, Aihua
    Zhang, Tao
    Gu, Yidong
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2014, 36 (05): : 117 - 123
  • [30] Mode handling in the time-triggered architecture
    Kopetz, H
    Nossal, R
    Hexel, R
    Krüger, A
    Millinger, D
    Pallierer, R
    Temple, C
    Krug, M
    DISTRIBUTED COMPUTER CONTROL SYSTEMS 1997 (DCCS'97), 1997, : 11 - 16