Logical model for representing uncertain statuses of multiple-valued logic systems realized by min, max and literals

被引：1

作者：

Takagi, N ^{[1
]}

Hon-nami, A ^{[1
]}

Nakashima, K ^{[1
]}

机构：

[1] Toyama Prefectural Univ, Dept Elect & Informat, Toyama 9390398, Japan

来源：

1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/ISMVL.1999.779704

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper will discuss on a logical model which is suitable for representing uncertain statuses existing in multiple-valued logic systems realized by minimum, maximum and literals. Then, some of the mathematical properties of functions defined by the logical model will be presented.

引用

下载

页码：110 / 115

页数：6

共 37 条

[1] A logical model for representing ambiguous states in multiple-valued logic systems
Takagi, N
Nakashima, K
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (10): : 1344 - 1351
[2] Logic for static hazard detection of multiple-valued logic circuits with tsum, min, and literals
Tkagi, N
Nakashima, K
ISMVL 2002: 32ND IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2002, : 46 - 51
[3] Multiple-valued programmable logic arrays with universal literals
Utsumi, T
Kamiura, N
Hata, Y
Yamato, K
27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 163 - 168
[4] A Delay Model of Multiple-Valued Logic Circuits Consisting of Min, Max, and Literal Operations
Takagi, Noboru
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08): : 2040 - 2047
[5] OPTICAL MULTIPLE-VALUED LOGIC GATES - COMPLEMENT AND LITERALS
MADA, H
OZAWA, T
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1987, 26 (08): : L1283 - L1285
[6] The output permutation for the multiple-valued logic minimization with universal literals
Hozumi, T
Kakusho, O
Hata, Y
1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109
[7] OPTICAL MULTIPLE-VALUED LOGIC GATES: COMPLEMENT AND LITERALS.
Mada, Hitoshi
Ozawa, Takao
1600, (26):
[8] Multiple-Valued Logic minimization using universal literals and cost tables
Fraser, B
Dueck, GW
1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 239 - 244
[9] On multiple-valued logical functions realized by asynchronous sequential circuits
Sato, H
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1996, E79A (04) : 513 - 519
[10] AN ALGEBRA FOR MULTIPLE-VALUED LOGIC SYSTEMS
DEVGAN, A
JOURNAL OF THE INSTITUTION OF ELECTRONICS AND TELECOMMUNICATION ENGINEERS, 1994, 40 (2-3): : 85 - 91

← 1 2 3 4 →