Demonstration and modeling of multi-bit resistance random access memory

被引：23

作者：

Yang, Xiang ^{[1
]}

Chen, Albert B. K. ^{[1
]}

Choi, Byung Joon ^{[1
]}

Chen, I-Wei ^{[1
]}

机构：

[1] Univ Penn, Dept Mat Sci & Engn, Philadelphia, PA 19104 USA

来源：

APPLIED PHYSICS LETTERS | 2013年 / 102卷 / 04期

基金：

美国国家科学基金会;

关键词：

D O I：

10.1063/1.4790158

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

Although intermediates resistance states are common in resistance random access memory (RRAM), two-way switching among them has not been demonstrated. Using a nanometallic bipolar RRAM, we have illustrated a general scheme for writing/rewriting multi-bit memory using voltage pulses. Stability conditions for accessing intermediate states have also been determined in terms of a state distribution function and the weight of serial load resistance. A multi-bit memory is shown to realize considerable space saving at a modest decrease of switching speed. (C) 2013 American Institute of Physics. [http://dx.doi.org/10.1063/1.4790158]

引用

页数：4

共 50 条

[21] Multi-Bit NVRAMs Using Quantum Dot Gate Access Channel
Lingalugari, Murali
Chan, Pik-Yiu
Chandy, John
Heller, Evan
Jain, Faquir
MICROELECTRONICS AND OPTOELECTRONICS, 2017, 60 : 99 - 112
[22] Multi-Bit Unified Memory Concept in FinFETs with ONO Buried Insulator
Chang, Sung-Jae
Bawedin, Maryline
Xiong, Wade
Lee, Jong-Hyun
Lee, Jung-Hee
Cristoloveanu, Sorin
2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 321 - 328
[23] Multi-Bit/Cell SONOS Flash Memory with Recessed Channel Structure
Han, Kyoung-Rok
Kwon, Hyuck-In
Lee, Jong-Ho
NSTI NANOTECH 2008, VOL 3, TECHNICAL PROCEEDINGS: MICROSYSTEMS, PHOTONICS, SENSORS, FLUIDICS, MODELING, AND SIMULATION, 2008, : 69 - +
[24] A High Performance, Multi-Bit Output Logic-in-Memory Adder
Talafy, Javad
Zokaee, Farzaneh
Zarandi, Hamid R.
Bagherzadeh, Nader
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (04) : 2223 - 2233
[25] Efficient Data Transfer and Multi-Bit Multiplier Design in Processing in Memory
Sun, Jingru
Li, Zerui
Jiang, Meiqi
Sun, Yichuang
MICROMACHINES, 2024, 15 (06)
[26] Demonstration of the multi-bit sigma-delta A/D converter with the decimation filter
Sekiya, A
Okada, K
Nishido, Y
Fujimaki, A
Hayakawa, H
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2005, 15 (02) : 340 - 343
[27] Multi-bit dark state memory: Double quantum dot as an electronic quantum memory
Aharon, Eran
Pozner, Roni
Lifshitz, Efrat
Peskin, Uri
JOURNAL OF APPLIED PHYSICS, 2016, 120 (24)
[28] Multi-bit dark state memory: Double quantum dot as an electronic quantum memory
Aharon, Eran (uri@tx.technion.ac.il), 1600, American Institute of Physics Inc. (120):
[29] An overview and behavioral modeling of higher order multi-bit ΣΔ A/D converters
Kumar, Vaibhav
Chen, Degang
2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2008, : 128 - 133
[30] X-ray-driven multi-bit quantum random number generator
Lin, Guangshen
Feng, Huanbo
Li, Shizhuo
Xie, Feng
Zhang, Zhenrong
Liu, Hongbang
Wei, Kejin
OPTICS EXPRESS, 2024, 32 (14): : 24432 - 24442

← 1 2 3 4 5 →