Design techniques for high speed serial data transmitters in CMOS process

被引：0

作者：

Yoo, CS ^{[1
]}

Lee, IG ^{[1
]}

Yoon, KH ^{[1
]}

Kim, WC ^{[1
]}

Chai, SH ^{[1
]}

Song, WC ^{[1
]}

机构：

[1] ELECTR & TELECOMMUN RES INST,HIGH SPEED CIRCUITS SECT,TAEJON 305350,SOUTH KOREA

来源：

ELECTRICAL ENGINEERING | 1996年 / 79卷 / 02期

关键词：

D O I：

10.1007/BF01232920

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An STM-4 rate serial data transmitter (SDT) is implemented using a 0.8 mu m CMOS process. The charge injection method is adopted for the delay cells in the VCO to enhance the oscillation frequency. By optimizing the combination of NOR gates in the shift register, the delay of the data serializer is reduced. Probable timing errors are avoided by phase reversal of the serial data clock. It dissipates about 700 mW at 624 Mbps.

引用

下载

页码：113 / 117

页数：5

共 50 条

[31] Design of high speed camera based on cmos technology
Park, Sei-Hun
An, Jun-Sick
Tae-Seok, Oh
Kim, Il-Hwan
ICMIT 2007: MECHATRONICS, MEMS, AND SMART MATERIALS, PTS 1 AND 2, 2008, 6794
[32] Design considerations for a high-speed CMOS comparator
Birru, D
INTERNATIONAL JOURNAL OF ELECTRONICS, 2000, 87 (04) : 437 - 443
[33] Design of Prototype High Speed CMOS Image Sensors
Cao Zhong-xiang
Zhou Yang-fan
Li Quan-liang
Qin Qi
Wu Nan-jian
INTERNATIONAL SYMPOSIUM ON PHOTOELECTRONIC DETECTION AND IMAGING 2013: IMAGING SENSORS AND APPLICATIONS, 2013, 8908
[34] THCMOS - TESTABLE HIGH-SPEED CMOS DESIGN
RAJSUMAN, R
GUPTA, B
TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 420 - 425
[35] High-speed serial I/O trends, standards and techniques
Zarkeshvari, F
Noel, P
Kwasniewski, T
2004 1st International Conference on Electrical and Electronics Engineering (ICEEE), 2004, : 261 - 266
[36] Electrical design and specification challenges for high speed serial links
Cases, M
de Araujo, DN
Matoglu, E
PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 29 - 33
[37] Design of Active Connector for High Speed Serial Link Interconnection
Bae, Bumhee
Park, Junyong
Kim, Joungho
2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 163 - 165
[38] Proposed Techniques to Design Speed Efficient Data Warehouse Architecture for Fastening Knowledge Discovery Process
Gupta, Abhishek
Sahayadhas, Arun
Gupta, Vivek
2020 IEEE THIRD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND KNOWLEDGE ENGINEERING (AIKE 2020), 2020, : 200 - 201
[39] DESIGN OF HIGH-SPEED FULLY SERIAL TREE MULTIPLIER
MCCREA, PG
MATHESON, WS
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1981, 128 (01): : 13 - 20
[40] High-speed serial links: Design trends and challenges
Stojanovic, V
Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 514 - 514

← 1 2 3 4 5 →