Design techniques for high speed serial data transmitters in CMOS process

被引：0

作者：

Yoo, CS ^{[1
]}

Lee, IG ^{[1
]}

Yoon, KH ^{[1
]}

Kim, WC ^{[1
]}

Chai, SH ^{[1
]}

Song, WC ^{[1
]}

机构：

[1] ELECTR & TELECOMMUN RES INST,HIGH SPEED CIRCUITS SECT,TAEJON 305350,SOUTH KOREA

来源：

ELECTRICAL ENGINEERING | 1996年 / 79卷 / 02期

关键词：

D O I：

10.1007/BF01232920

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An STM-4 rate serial data transmitter (SDT) is implemented using a 0.8 mu m CMOS process. The charge injection method is adopted for the delay cells in the VCO to enhance the oscillation frequency. By optimizing the combination of NOR gates in the shift register, the delay of the data serializer is reduced. Probable timing errors are avoided by phase reversal of the serial data clock. It dissipates about 700 mW at 624 Mbps.

引用

下载

页码：113 / 117

页数：5

共 50 条

[21] Design of a high-speed, low-noise CMOS data output buffer
Haque, Rezaul
Sendrowski, Andrzej
Baltar, Bob
Monasa, Saad
INTEGRATION-THE VLSI JOURNAL, 2006, 39 (03) : 252 - 266
[22] A 0.18μm CMOS transceiver design for high-speed backplane data communications
Li, M
Huang, WJ
Kwasniewski, T
Wang, SJ
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1158 - 1161
[23] A Novel High Linear CMOS Fully Integrated PA for the Design of Zigbee Transmitters
Thabet H.
Meillère S.
Masmoudi M.
Seguin J.-L.
Barthelemy H.
Aguir K.
Thabet, H. (hanenm.thabet@gmail.com), 1600, Springer Science and Business Media, LLC (07): : 475 - 484
[24] Design and Implementation of a High Speed Serial Peripheral Interface
Anand, N.
Joseph, George
Oommen, Suwin Sam
Dhanabal, R.
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
[25] High-speed circuit designs for transmitters in broadband data links
Lee, J
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1004 - 1015
[26] Advanced layout techniques for high-speed analogue circuits in 28 nm HKMG CMOS process
Meng, F.
Li, K.
Thomson, D. J.
Wilson, P.
Reed, G. T.
ELECTRONICS LETTERS, 2018, 54 (08) : 486 - 487
[27] Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 μm CMOS Process
Rahman, Labonnah Farzana
Reaz, Mamun Bin Ibne
Yin, Chia Chieu
Ali, Mohammad Alauddin Mohammad
Marufuzzaman, Mohammad
PLOS ONE, 2014, 9 (10):
[28] Simulation and design of a CMOS-process-compatible high-speed Si-photodetector
Mao, Luhong
Chen, Hongda
Wu, Ronghan
Tang, Jun
Liang, Kun
Nian, Hua
Guo, Weilian
Li, Shurong
Wu, Xiawan
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2002, 23 (02): : 193 - 197
[29] A 0.11μm CMOS clocked comparator for high-speed serial communications
Okaniwa, Y
Tamura, H
Kibune, M
Yamazaki, D
Cheung, TZ
Ogawa, J
Tzartzanis, N
Walker, WW
Kuroda, T
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 198 - 201
[30] Design and implementation of Fiber Channel Based High Speed Serial Transmitter for data Protocol on FPGA
Narapureddy, Padmavathi
Ananda, C. M.
Kumar, Pradeep B.
Kumar, E. P. Jaya
2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 926 - 931

← 1 2 3 4 5 →