Flexible IP blocks for customized synthesis

被引：1

作者：

Ziegler, MM ^{[1
]}

Stan, MR ^{[1
]}

机构：

[1] Univ Virginia, ECE Dept, Charlottesville, VA 22904 USA

来源：

14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ASIC.2001.954738

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In order to leverage the optimality of custom design with the efficiencies of design synthesis and component reuse we present a new approach for IP Blocks. A Flexible Architecture Sized Transistors Block (FAST Block) provides the means of locating an optimal architecture and transistor sizing scheme for the given synthesis constraints. In this paper we first introduce the FAST Block methodology. Me then present the foundation of a FAST Block model for prefix adders. We follow with an example of the FAST Block prefix adder model in action for various synthesis constraints.

引用

页码：418 / 422

页数：5

共 50 条

[31] Third-party IP: placement, blocks, and clocks
Chatterjee, Pallab
EDN, 2008, 53 (22) : 26 - 26
[32] Modeling soft-error susceptibility for IP blocks
Aitken, R
Hold, B
11th IEEE International On-Line Testing Symposium, 2005, : 70 - 73
[33] Understanding User-Level IP Blocks on the Internet
Ren, Yimo
Li, Hong
Li, Ruinian
Zhu, Hongsong
Sun, Limin
SECURITY AND COMMUNICATION NETWORKS, 2022, 2022
[34] ON THE BUILDING BLOCKS OF QUALITY OF SERVICE IN HETEROGENEOUS IP NETWORKS
Soldatos, John
Vayias, Evangelos
Kormentzas, George
IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2005, 7 (01): : 70 - 89
[35] Identifying IP Blocks with Spamming Bots by Spatial Distribution
Yun, Sangki
Kim, Byungseung
Bahk, Saewoong
Kim, Hyogon
IEICE TRANSACTIONS ON COMMUNICATIONS, 2010, E93B (08) : 2188 - 2190
[36] Toward standards for mixing and matching IP blocks on silicon
Tuck, B
COMPUTER DESIGN, 1996, 35 (12): : 34 - 34
[37] Timing macro-modeling of IP blocks with crosstalk
Chen, RM
Zhou, H
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 155 - 159
[38] Understanding User-Level IP Blocks on the Internet
Ren, Yimo
Li, Hong
Li, Ruinian
Zhu, Hongsong
Sun, Limin
Security and Communication Networks, 2022, 2022
[39] Integrating IP blocks to create a system-on-a-chip
Tuck, B
COMPUTER DESIGN, 1997, 36 (11): : 49 - +
[40] A Method to Abstract RTL IP Blocks into C plus plus Code and Enable High-Level Synthesis
Bombieri, Nicola
Liu, Hung-Yi
Fummi, Franco
Carloni, Luca
2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,

← 1 2 3 4 5 →