共 50 条
- [1] Rapid Simulation of Photonic Integrated Circuits using Verilog-A Compact Models [J]. 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 424 - 427
- [3] Simulation of RRAM memory circuits, a Verilog-A compact modeling approach [J]. 2016 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS 2016), 2016, : 243 - 248
- [4] Verilog-A Compact Model of Integrated Tapered Spiral Inductors [J]. PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 58 - 61
- [5] Implementation and quality testing for compact models implemented in Verilog-A [J]. PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 403 - 408
- [6] New capabilities for verilog-A implementations of compact device models [J]. NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 187 - 190
- [7] Efficient Verilog-A based time-domain variability analysis method for passive photonic integrated circuits [J]. OPTICS EXPRESS, 2024, 32 (11): : 18493 - 18507
- [8] Mixed compact and behavior modeling using AHDL Verilog-A [J]. BMAS 2003: PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL WORKSHOP ON BEHAVIORAL MODELING AND SIMULATION, 2003, : 139 - 143
- [9] Simulation of serial RRAM cell based on a Verilog-A compact model [J]. 2021 XXXVI CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS21), 2021, : 177 - 182