Heat Dissipation Capability of a Package-on-Package Embedded Wafer-Level Package

被引:6
|
作者
Han, Yong [1 ]
Lau, Boon Long [1 ]
Jung, Boo Yang [1 ]
Zhang, Xiaowu [1 ]
机构
[1] ASTAR, Inst Microelect, Singapore 117685, Singapore
关键词
D O I
10.1109/MDAT.2015.2440414
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The heat dissipation capability of embedded wafer-level packaging technology for package-on-package (POP) 3-D integration is reviewed and an effective package level cooling solution for better heat dissipation is proposed. The effects of internal factors (materials and dimensions) on the thermal performance are investigated. Passive cooling solutions are explored in the mobile device scenario for performance improvement. The top cap and the package lid are adopted to enhance the package topside heat conduction and convection. The additional thermal paths provided by the cap and lid can enable better cooling capability. Using the top cap, more than 10% temperature drop can be achieved, without enlarging the footprint size of the POP. The 20- and 28-mm package lid can accommodate 3 and 4 W of heating power, respectively, while maintaining the die temperature under the operation limit. The obtained results and conclusions are expected to aid the 3-D package design.
引用
收藏
页码:32 / 39
页数:8
相关论文
共 50 条
  • [21] Package-on-package: thinner, faster, denser
    Smith, Lee
    [J]. SOLID STATE TECHNOLOGY, 2011, 54 (07) : 26 - 28
  • [22] Decoupled Package-On-Package Thermal Characterization
    Galloway, Jesse E.
    Dreiza, Moody
    [J]. TWENTY-FIFTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2009, : 317 - 320
  • [23] The development of the Fan-in Package-on-Package
    Carson, Flynn
    Lee, Seong Min
    Yoon, In Sang
    [J]. 58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 956 - 963
  • [24] Package-On-Package mechanical reliability characterization
    Amagai, Masazumi
    Suzuki, Yutaka
    Abe, Kenji
    Kim, YoungBae
    Sano, Hitoyuki
    [J]. 2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 557 - 570
  • [25] High Density PoP (Package-on-Package) and Package Stacking Development
    Dreiza, Moody
    Yoshida, Akito
    Ishibashi, Kazuo
    Maeda, Tadashi
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1397 - +
  • [26] Warpage Analysis on Package-on-Package (PoP) for Package Stacking Process
    Zhang, Minshu
    Xie, An
    Chen, Yu
    Huang, Yifei
    [J]. 2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 645 - 647
  • [27] Electrical Modeling and Design of a Wafer-Level Package for MEM Resonators
    Perruisseau-Carrier, Julien
    Mazza, Marco
    Jourdain, Anne
    Skrivervik, Anja. K.
    Ionescu, Adrian M.
    Tilmans, Harrie A. C.
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 534 - 542
  • [28] Fabrication and Testing of a Wafer-Level Vacuum Package for MEMS Device
    Premachandran, C. S.
    Chong, Ser Choong
    Liw, Saxon
    Nagarajan, Ranganathan
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (02): : 486 - 490
  • [29] Modeling Techniques for Board Level Drop Test for a Wafer-Level Package
    Dhiman, Harpreet S.
    Fan, Xuejun
    Zhou, Tiao
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 994 - +
  • [30] Innovative Solution for Analyzing Wafer-Level Chip Scale Package
    Jimenez, Benedict
    Lupena, Francis Nikolai
    [J]. 2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,