Implementation and Analysis of AES Encryption on GPU

被引:61
|
作者
Li, Qinjian [1 ]
Zhong, Chengwen [2 ]
Zhao, Kaiyong [3 ]
Mei, Xinxin [3 ]
Chu, Xiaowen [3 ]
机构
[1] Nortwestern Polytech Univ, Ctr High Performance Comp, Xian 710072, Peoples R China
[2] Nortwestern Polytech Univ, Natl Key Lab Sci & Technol, Aerodynam Design & Res, Xian 710072, Peoples R China
[3] Hong Kong Baptist Univ, Dept Comp Sci, Inspur HKBU Joint Lab Heterogeneous Comp, Hong Kong, Peoples R China
关键词
CUDA; GPU; AES; Electronic Codebook; Cipher Feedback; parellel computing;
D O I
10.1109/HPCC.2012.119
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
GPU is continuing its trend of vastly outperforming CPU while becoming more general purpose. In order to improve the efficiency of AES algorithm, this paper proposed a CUDA implementation of Electronic Codebook (ECB) mode encoding process and Cipher Feedback (CBC) mode decoding process on GPU. In our implementation, the frequently accessed T-boxes were allocated on on-chip shared memory and the granularity that one thread handles a 16 Bytes AES block was adopted. Finally, we achieved the highest performance of around 60 Gbps throughput on NVIDIA Tesla C2050 GPU, which runs up to 50 times faster than a sequential implementation based on Intel Core i7-920 2.66GHz CPU. In addition, we discussed the optimization under some practical application scenarios such as overlapping GPU processing and data transfer.
引用
收藏
页码:843 / 848
页数:6
相关论文
共 50 条
  • [1] Implementation of Bitsliced AES Encryption on CUDA-Enabled GPU
    Nishikawa, Naoki
    Amano, Hideharu
    Iwai, Keisuke
    [J]. NETWORK AND SYSTEM SECURITY, 2017, 10394 : 273 - 287
  • [2] Power Analysis Attack of an AES GPU Implementation
    Chao Luo
    Yunsi Fei
    Liwei Zhang
    A. Adam Ding
    Pei Luo
    Saoni Mukherjee
    David Kaeli
    [J]. Journal of Hardware and Systems Security, 2018, 2 (1) : 69 - 82
  • [3] Side-Channel Power Analysis of a GPU AES Implementation
    Luo, Chao
    Fei, Yunsi
    Luo, Pei
    Mukherjee, Saoni
    Kaeli, David
    [J]. 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 281 - 288
  • [4] AES encryption implementation and analysis on commodity graphics processing units
    Harrison, Owen
    Waldron, John
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2007, PROCEEDINGS, 2007, 4727 : 209 - +
  • [5] GPU-Assisted AES Encryption Using GCM
    Schoenberger, Georg
    Fuss, Juergen
    [J]. COMMUNICATIONS AND MULTIMEDIA SECURITY, 2011, 7025 : 178 - 185
  • [6] FPGA Implementation of AES Encryption and Decryption
    Deshpande, Ashwini M.
    Deshpande, Mangesh S.
    Kayatanavar, Devendra N.
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONTROL AUTOMATION, COMMUNICATION AND ENERGY CONSERVATION INCACEC 2009 VOLUME II, 2009, : 567 - 573
  • [7] FPGA Implementation of Efficient AES Encryption
    Priya, S. Sridevi Sathya
    Kumar, P. Karthigai
    SivaMangai, N. M.
    Rejula, V.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [8] Efficient electro-magnetic analysis of a GPU bitsliced AES implementation
    Gao, Yiwen
    Zhou, Yongbin
    Cheng, Wei
    [J]. CYBERSECURITY, 2020, 3 (01)
  • [9] Electro-Magnetic Analysis of GPU-based AES Implementation
    Gao, Yiwen
    Zhang, Hailong
    Cheng, Wei
    Zhou, Yongbin
    Cao, Yuchen
    [J]. 2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [10] Efficient electro-magnetic analysis of a GPU bitsliced AES implementation
    Yiwen Gao
    Yongbin Zhou
    Wei Cheng
    [J]. Cybersecurity, 3