Compact model generation for on-chip transmission lines

被引:12
|
作者
Kim, T [1 ]
Li, XY [1 ]
Allstot, DJ [1 ]
机构
[1] Univ Washington, Dept Elect Engn, Seattle, WA 98195 USA
基金
美国国家科学基金会;
关键词
ABCD matrix; coplanar waveguide; microstrip line; neural network; transmission line; transmission-line model;
D O I
10.1109/TCSI.2003.822397
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An approach for the fast and accurate generation of compact distributed circuit models for on-chip transmission,lines on lossy silicon substrates is presented. Using a novel ABCD matrix partitioning procedure, accurate distributed circuit models are extracted from scattering parameters obtained from measurements and calibrated full-wave electromagnetic simulations for a small set of transmission-line geometries spanning ranges of design parameter values. A feedforward artificial neural network is trained using the extracted results, and applied to generate accurate compact models for arbitrary values within the bounds of the training ranges. Consequently, the model generation time is greatly reduced compared to conventional approaches by exploiting the interpolation capabilities of the neural network. The compact model generator is fully compatible with HSPICE and SPECTRE-RF and is easily incorporated into parasitic-aware RF circuit design and optimization tools.
引用
收藏
页码:459 / 470
页数:12
相关论文
共 50 条
  • [31] On-chip sub-terahertz surface plasmon polariton transmission lines in CMOS
    Liang, Yuan
    Yu, Hao
    Zhang, Hao Chi
    Yang, Chang
    Cui, Tie Jun
    [J]. SCIENTIFIC REPORTS, 2015, 5
  • [32] Characterization of CMOS On-Chip Transmission Lines towards Sub-THz regime
    Feng, Zijun
    Li, Nan
    Li, Xiuping
    [J]. 2015 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2015,
  • [33] On-chip sub-terahertz surface plasmon polariton transmission lines in CMOS
    Yuan Liang
    Hao Yu
    Hao Chi Zhang
    Chang Yang
    Tie Jun Cui
    [J]. Scientific Reports, 5
  • [34] Analytical eye-diagram model for on-chip distortionless transmission lines and its application to design space exploration
    Hashimoto, Masanori
    Siriporn, Jangsombatsiri
    Tsuchiya, Akira
    Zhu, Haikun
    Cheng, Chung-Kuan
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 869 - +
  • [35] Analytical Eye-Diagram Model for On-Chip Distortionless Transmission Lines and Its Application to Design Space Exploration
    Hashimoto, Masanori
    Siriporn, Jangsombatsiri
    Tsuchiya, Akira
    Zhu, Haikun
    Cheng, Chung-Kuan
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3474 - 3480
  • [36] On-chip ultra-compact solution
    Duran, Vicente
    [J]. NATURE PHOTONICS, 2021, 15 (08) : 553 - 554
  • [37] Tunable compact on-chip superconducting switch
    Zotova, Julia
    Semenov, Alexander
    Wang, Rui
    Zhou, Yu
    Astafiev, Oleg
    Tsai, Jaw -Shen
    [J]. PHYSICAL REVIEW APPLIED, 2024, 21 (02)
  • [38] On-chip ultra-compact solution
    Vicente Durán
    [J]. Nature Photonics, 2021, 15 : 553 - 554
  • [39] A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors
    Hou, Bing
    Liu, Tong
    Liu, Jun
    Chen, Junli
    Yu, Faxin
    Wang, Wenbo
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 649 - 652
  • [40] A compact model for analysis and design of on-chip power network with decoupling capacitors
    Zarkesh-Ha, P
    Doniger, K
    Loh, W
    Sun, D
    Stephani, R
    Priebe, G
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 84 - 89