共 50 条
- [31] On-chip sub-terahertz surface plasmon polariton transmission lines in CMOS [J]. SCIENTIFIC REPORTS, 2015, 5
- [32] Characterization of CMOS On-Chip Transmission Lines towards Sub-THz regime [J]. 2015 IEEE MTT-S INTERNATIONAL CONFERENCE ON NUMERICAL ELECTROMAGNETIC AND MULTIPHYSICS MODELING AND OPTIMIZATION (NEMO), 2015,
- [33] On-chip sub-terahertz surface plasmon polariton transmission lines in CMOS [J]. Scientific Reports, 5
- [34] Analytical eye-diagram model for on-chip distortionless transmission lines and its application to design space exploration [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 869 - +
- [39] A Novel Compact Model for On-Chip Vertically-Coiled Spiral Inductors [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 649 - 652
- [40] A compact model for analysis and design of on-chip power network with decoupling capacitors [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 84 - 89