High-Performance High-K/Metal Planar Self-Aligned Gate-All-Around CMOS Devices

By introducing high-K dielectrics and metal gate in our planar self-aligned gate-all-round (GAA) fabrication process, we have successfully fabricated sub-35 nm CMOS devices that exhibit high-performance drive currents (2230/1000 mu A/mu m for N/P at V-d = 1.2 V), low OFF-state currents (315 nA/mu m), and excellent subthreshold characteristics. When benchmarked with other published multigate data, the results presented in this paper are proved to be among the best and underline the potential of planar self-aligned GAA devices for the 32 nm technology and below. In particular, it is demonstrated that an optimized supply voltage can bring a significant improvement in circuit time delay and power when using GAA devices.