Performance Evaluation of Heart Sound Cancellation in FPGA Hardware Implementation for Electronic Stethoscope

被引:9
|
作者
Chao, Chun-Tang [1 ]
Maneetien, Nopadon [1 ]
Wang, Chi-Jo [1 ]
Chiou, Juing-Shian [1 ]
机构
[1] Southern Taiwan Univ Sci & Technol, Dept Elect Engn, Tainan 71005, Taiwan
来源
关键词
LUNG SOUNDS; NOISE REDUCTION; INTERFERENCE; RECORDINGS;
D O I
10.1155/2014/587238
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
This paper presents the design and evaluation of the hardware circuit for electronic stethoscopes with heart sound cancellation capabilities using field programmable gate arrays (FPGAs). The adaptive line enhancer (ALE) was adopted as the filtering methodology to reduce heart sound attributes from the breath sounds obtained via the electronic stethoscope pickup. FPGAs were utilized to implement the ALE functions in hardware to achieve near real-time breath sound processing. We believe that such an implementation is unprecedented and crucial toward a truly useful, standalone medical device in outpatient clinic settings. The implementation evaluation with one Altera cyclone II-EP2C70F89 shows that the proposed ALE used 45% resources of the chip. Experiments with the proposed prototype were made using DE2-70 emulation board with recorded body signals obtained from online medical archives. Clear suppressions were observed in our experiments from both the frequency domain and time domain perspectives.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] FPGA Implementation of a Pseudo-Random Signal Generator for RF Hardware Test and Evaluation
    Baweja, Randeep S.
    Ridge, Devin
    Dhillon, Harpreet S.
    Headley, William C.
    2020 IEEE 39TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2020,
  • [22] Hardware Performance Evaluation of Authenticated Encryption SAEAES with Threshold Implementation
    Sugawara, Takeshi
    CRYPTOGRAPHY, 2020, 4 (03) : 1 - 17
  • [23] Hardware Implementation of Template Matching Algorithm and its Performance Evaluation
    Satish, B.
    Jayakrishnan, P.
    2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
  • [24] Hardware Implementation and Performance Evaluation of DOCSIS 3.1 Upstream System
    Ryu, Kwanwoong
    Jung, Joon-Young
    Im, Han-Jae
    2020 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TAIWAN), 2020,
  • [25] Hardware implementation and performance evaluation of complex binary adder designs
    Jamil, T
    Arafeh, B
    AlHabsi, A
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL II, PROCEEDINGS: COMPUTER SCIENCE AND ENGINEERING, 2003, : 68 - 73
  • [26] Implementation of Double Arbiter PUF and Its Performance Evaluation on FPGA
    Machida, Takanori
    Yamamoto, Dai
    Iwamoto, Mitsugu
    Sakiyama, Kazuo
    2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 6 - 9
  • [27] FPGA Implementation and Performance Evaluation of a Simultaneous Multithreaded Matrix Processor
    Soliman, Mostafa I.
    Elsayed, Elsayed A.
    2014 9TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS (ICCES), 2014, : 207 - 213
  • [28] FPGA implementation and performance evaluation of a high throughput crypto coprocessor
    Soliman, Mostafa I.
    Abozaid, Ghada Y.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (08) : 1075 - 1084
  • [29] Real-time adaptive reduction of heart sounds from lung sound recordings using a new electronic stethoscope
    Yip, L
    Zhang, YT
    IEEE-EMBS ASIA PACIFIC CONFERENCE ON BIOMEDICAL ENGINEERING - PROCEEDINGS, PTS 1 & 2, 2000, : 800 - 801
  • [30] The embedded digital stethoscope uses the adaptive noise cancellation filter and the Type I Chebyshev IIR bandpass filter to reduce the noise of the heart sound
    Bai, YW
    Lu, CL
    HEALTHCOM 2005: 7TH INTERNATIONAL WORKSHOP ON ENTERPRISE NETWORKING AND COMPUTING IN HEALTHCARE INDUSTRY, PROCEEDINGS, 2005, : 278 - 281