High performance processor technology

被引：0
|
作者：
ElMansy, YA [1 ]
机构：
[1] INTEL CORP, PORTLAND TECHNOL DEV, ALOHA, OR USA
来源：
1996 1ST INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：3 / 3
页数：1
相关论文
共 50 条
  • [31] A high performance COTS based vector processor for space
    Prado, ER
    Prewitt, JP
    2000 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 5, 2000, : 227 - 233
  • [32] Design and implementation of a high performance network security processor
    Wang, Haixin
    Bai, Guoqiang
    Chen, Hongyi
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (03) : 309 - 325
  • [33] HIPERMA: A high performance and reconfigurable processor for SAR applicationse
    Qiao, Shushan
    Hei, Yong
    Xu, Xinfeng
    Wu, Bin
    Zhou, Yumei
    2007 1ST ASIAN AND PACIFIC CONFERENCE ON SYNTHETIC APERTURE RADAR PROCEEDINGS, 2007, : 240 - 243
  • [34] High thermal performance tape BGA for media processor
    Ohtaka, T
    Yoshioka, O
    Sugimoto, H
    Ohmori, T
    Suzuki, S
    SMTA INTERNATIONAL PROCEEDINGS OF THE TECHNICAL PROGRAM, 1999, : 211 - 217
  • [35] Techniques for implementing high-performance processor cores
    Schulte, Gregory
    Boppana, Vamsi
    EDN, 2009, 54 (15) : 28 - 33
  • [36] PIPE - A HIGH-PERFORMANCE VLSI PROCESSOR IMPLEMENTATION
    CRAIG, GL
    GOODMAN, JR
    KATZ, RH
    PLESZKUN, AR
    RAMACHANDRAN, K
    SAYAH, J
    SMITH, JE
    JOURNAL OF VLSI AND COMPUTER SYSTEMS, 1987, 2 (1-2): : 1 - 22
  • [37] BRUNO: A High Performance Traffic Generator for Network Processor
    Antichi, Gianni
    Di Pietro, Andrea
    Ficara, Domenico
    Giordano, Stefano
    Procissi, Gregorio
    Vitucci, Fabio
    PROCEEDINGS OF THE 2008 INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2008, : 526 - 533
  • [38] A high performance, low power Pentium(R) processor
    Deleganes, DJ
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1127 - 1130
  • [39] Customized placement for high performance embedded processor caches
    Ramaswamy, Subramanian
    Yalamanchili, Sudhakar
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2007, PROCEEDINGS, 2007, 4415 : 69 - +
  • [40] VLSI architecture of a high performance parallel FFT processor
    Wan, HX
    Gao, ZB
    Chen, H
    ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 8, 2005, : 472 - 478
12345