LoTTA: Energy-Efficient Processor for Always-On Applications

被引:0
|
作者
Multanen, Joonas [1 ]
Kultala, Heikki [1 ]
Jaaskelainen, Pekka [1 ]
Viitanen, Timo [1 ]
Tervo, Aleksi [1 ]
Takala, Jarmo [1 ]
机构
[1] Tampere Univ Technol, Tampere, Finland
基金
芬兰科学院;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Various use cases in the era of Internet-of-Things (IoT) demand processor devices to have low energy consumption in order to maximize the battery life. In addition to energy constraints, there is often a need to both swiftly execute control oriented code to provide low reaction times and to occasionally perform real time signal processing tasks efficiently. As a response to these requirements, we propose LoTTA, an extremely energy-efficient exposed datapath core. Its transport-triggered programming model helps in lowering the execution latency via low cost data forwarding. Control efficiency is achieved by an optimized control unit with zero delay slot branches and predicated execution. An instruction register file is included for frequently executed program hot spots to reduce the instruction stream energy consumption. These features allow the processor to execute CHStone and EEMBC CoreMark benchmarks on average with 19% fewer cycles compared to a 6-stage LM32, a traditional RISC core with similar datapath resources. The core consumes 53% less energy on average compared to the RISC core. When including the instruction stream overheads, in the best case, LoTTA saves 79% energy, and on average 40%.
引用
收藏
页码:193 / 198
页数:6
相关论文
共 50 条
  • [41] Energy-Efficient Processor for Blind Signal Classification in Cognitive Radio Networks
    Rebeiz, Eric
    Yuan, Fang-Li
    Urriza, Paulo
    Markovic, Dejan
    Cabric, Danijela
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (02) : 587 - 599
  • [42] Energy-Efficient AI at the edge for Biomedical Applications
    Yoo, Jerald
    [J]. 2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 202 - 202
  • [43] An Energy-Efficient Heterogeneous Dual-Core Processor for Internet of Things
    Wang, Zhibo
    Liu, Yongpan
    Sun, Yinan
    Li, Yang
    Zhang, Daming
    Yang, Huazhong
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2301 - 2304
  • [44] Power-/energy-efficient BIST schemes for processor data paths
    Kranitis, N
    Gizopoulos, D
    Paschalis, A
    Psarakis, M
    Zorian, Y
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (04): : 15 - 28
  • [45] Diverge-merge processor: Generalized and energy-efficient dynamic predication
    Kim, Hyesoon
    Joao, Jose A.
    Mutlu, Onur
    Patt, Yale N.
    [J]. IEEE MICRO, 2007, 27 (01) : 94 - 104
  • [46] Energy-efficient cache architecture for multimedia applications
    Yang, CL
    Lee, CH
    Tseng, HW
    [J]. 2005 Emerging Information Technology Conference (EITC), 2005, : 165 - 166
  • [47] Design of a Computational Nonvolatile RAM for a Greedy Energy-Efficient VLSI Processor
    Mochizuki, Akira
    Yube, Naoto
    Hanyu, Takahiro
    [J]. IECON 2015 - 41ST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2015, : 3283 - 3288
  • [48] Am energy-efficient reconfigurable public-key cryptography processor
    Goodman, J
    Chandrakasan, AP
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (11) : 1808 - 1820
  • [49] An Energy-Efficient Low Power LSTM Processor for Human Activity Monitoring
    Mazumder, Arnab Neelim
    Hasib-Al Rashid
    Mohsenin, Tinoosh
    [J]. 2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 54 - 59
  • [50] PICA: Processor Idle Cycle Aggregation for Energy-Efficient Embedded Systems
    Lee, Jongeun
    Shrivastava, Aviral
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2012, 11 (02)