LoTTA: Energy-Efficient Processor for Always-On Applications

被引:0
|
作者
Multanen, Joonas [1 ]
Kultala, Heikki [1 ]
Jaaskelainen, Pekka [1 ]
Viitanen, Timo [1 ]
Tervo, Aleksi [1 ]
Takala, Jarmo [1 ]
机构
[1] Tampere Univ Technol, Tampere, Finland
基金
芬兰科学院;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Various use cases in the era of Internet-of-Things (IoT) demand processor devices to have low energy consumption in order to maximize the battery life. In addition to energy constraints, there is often a need to both swiftly execute control oriented code to provide low reaction times and to occasionally perform real time signal processing tasks efficiently. As a response to these requirements, we propose LoTTA, an extremely energy-efficient exposed datapath core. Its transport-triggered programming model helps in lowering the execution latency via low cost data forwarding. Control efficiency is achieved by an optimized control unit with zero delay slot branches and predicated execution. An instruction register file is included for frequently executed program hot spots to reduce the instruction stream energy consumption. These features allow the processor to execute CHStone and EEMBC CoreMark benchmarks on average with 19% fewer cycles compared to a 6-stage LM32, a traditional RISC core with similar datapath resources. The core consumes 53% less energy on average compared to the RISC core. When including the instruction stream overheads, in the best case, LoTTA saves 79% energy, and on average 40%.
引用
收藏
页码:193 / 198
页数:6
相关论文
共 50 条
  • [31] A Holistic Energy-Efficient Approach for a Processor-Memory System
    Feihao Wu
    Juan Chen
    Yong Dong
    Wenxu Zheng
    Xiaodong Pan
    Yuan Yuan
    Zhixin Ou
    Yuyang Sun
    [J]. Tsinghua Science and Technology., 2019, 24 (04) - 483
  • [32] Energy-efficient data scrambling on memory-processor interfaces
    Benini, L
    Galati, A
    Macii, A
    Macii, E
    Poncino, M
    [J]. ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 26 - 29
  • [33] An Energy-Efficient Partial FFT Processor for the OFDMA Communication System
    Chen, Chao-Ming
    Hung, Chien-Chang
    Huang, Yuan-Hao
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (02) : 136 - 140
  • [34] An Energy-Efficient Asymmetric Multi-Processor for HPC Virtualization
    Lee, Chung
    Strazdins, Peter
    [J]. 2018 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2018), 2018, : 996 - 1005
  • [35] A Highly Energy-Efficient Hyperdimensional Computing Processor for Biosignal Classification
    Menon, Alisha
    Sun, Daniel
    Sabouri, Sarina
    Lee, Kyoungtae
    Aristio, Melvin
    Liew, Harrison
    Rabaey, Jan M.
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2022, 16 (04) : 524 - 534
  • [36] An Energy-Efficient IoT node for HMI applications based on an ultra-low power Multicore Processor
    Kartsch, Victor
    Guermandi, Marco
    Benatti, Simone
    Montagna, Fabio
    Benini, Luca
    [J]. 2019 IEEE SENSORS APPLICATIONS SYMPOSIUM (SAS), 2019,
  • [37] Energy-Efficient Programming Languages for Mobile Applications
    Mahadevappa, Shashikala
    Figueira, Silvia
    [J]. 2021 IEEE GLOBAL HUMANITARIAN TECHNOLOGY CONFERENCE (GHTC), 2021, : 33 - 38
  • [38] Energy-efficient CPU scheduling for multimedia applications
    Yuan, Wanghong
    Nahrstedt, Klara
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2006, 24 (03): : 292 - 331
  • [39] Energy-efficient approximate adders for DSP applications
    Anubothula Tirupathireddy
    Musala Sarada
    Avireni Srinivasulu
    [J]. Analog Integrated Circuits and Signal Processing, 2021, 107 : 649 - 657
  • [40] Energy-efficient discovery process for mMTC applications
    Anamuro, Cesar Vargas
    Varsier, Nadege
    Schwoerer, Jean
    Lagrange, Xavier
    [J]. PROCEEDINGS OF THE 2019 12TH IFIP WIRELESS AND MOBILE NETWORKING CONFERENCE (WMNC 2019), 2019, : 79 - 86