Design of Power Efficient FPGA based Hardware Accelerators for Financial Applications

被引：0

作者：

Hegner, Jonas Stenbaek ^{[1
]}

Sindholt, Joakim ^{[1
]}

Nannarelli, Alberto ^{[1
]}

机构：

[1] Tech Univ Denmark, Dept Informat & Math Modelling, DK-2800 Lyngby, Denmark

来源：

2012 NORCHIP | 2012年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Using Field Programmable Gate Arrays (FPGAs) to accelerate financial derivative calculations is becoming very common. In this work, we implement an FPGA-based specific processor for European option pricing using Monte Carlo simulations, and we compare its performance and power dissipation to the execution on a CPU. The experimental results show that impressive results, in terms of speed-up and energy savings, can be obtained by using FPGA-based accelerators at expenses of a longer development time.

引用

页数：4

共 50 条

[31] OpenCL HLS Based Design of FPGA Accelerators for Cryptographic Primitives
Barenghi, Alessandro
Madaschi, Michele
Mainardi, Nicholas
Pelosi, Gerardo
PROCEEDINGS 2018 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2018, : 634 - 641
[32] Novel Hardware Trojan Attack on Activation Parameters of FPGA-Based DNN Accelerators
Mukherjee, Rijoy
Chakraborty, Rajat Subhra
IEEE EMBEDDED SYSTEMS LETTERS, 2022, 14 (03) : 131 - 134
[33] High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators
Ullah, Salim
Rehman, Semeen
Shafique, Muhammad
Kumar, Akash
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (02) : 211 - 224
[34] A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures
Steinert, Fritjof
Kreowsky, Philipp
Wisotzky, Eric L.
Unger, Christian
Stabernack, Benno
2020 IEEE INTERNATIONAL CONFERENCE ON SMART CLOUD (SMARTCLOUD 2020), 2020, : 23 - 28
[35] AutoRARE: An Automated Tool For Generating FPGA-Based Multi-Memory Hardware Accelerators For Compute-Intensive Applications
Jadhav, Shrikant S.
Gloster, Clay
Doss, Christopher
Kim, Youngsoo
Naher, Jannatun
2018 IEEE 37TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2018,
[36] A hardware/software co-design approach to prototype 6G mobile applications inside the GNU Radio SDR Ecosystem using FPGA hardware accelerators
Karle, Christian
Kreutzer, Marius
Pfau, Johannes
Becker, Jurgen
PROCEEDINGS OF THE 12TH INTERNATIONAL SYMPOSIUM ON HIGHLY EFFICIENT ACCELERATORS AND RECONFIGURABLE TECHNOLOGIES, HEART 2022, 2022, : 33 - 41
[37] Efficient synthesis of array intensive computations onto FPGA based accelerators
Shenoy, N
Banerjee, P
Choudhary, A
Kandemir, M
VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 305 - 310
[38] Design of UCL Hardware Filtering System Based on FPGA
Ma Jianguo
Sun Yubo
Xing Ling
Ma Qiang
PROCEEDINGS OF THE 29TH CHINESE CONTROL CONFERENCE, 2010, : 4193 - 4196
[39] Hardware Design for SHA-1 Based on FPGA
Hua, Zhou
Qiao, Liu
2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 2076 - 2078
[40] Algorithm and Hardware Co-Design for Efficient PMCMC Acceleration on FPGA
Wang, Fulong
Peng, Shiyu
Gong, Yuanhao
Li, Minghan
Liu, Shuanglong
2024 9TH INTERNATIONAL CONFERENCE ON SIGNAL AND IMAGE PROCESSING, ICSIP, 2024, : 330 - 334

← 1 2 3 4 5 →