Design of Power Efficient FPGA based Hardware Accelerators for Financial Applications

被引：0

作者：

Hegner, Jonas Stenbaek ^{[1
]}

Sindholt, Joakim ^{[1
]}

Nannarelli, Alberto ^{[1
]}

机构：

[1] Tech Univ Denmark, Dept Informat & Math Modelling, DK-2800 Lyngby, Denmark

来源：

2012 NORCHIP | 2012年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Using Field Programmable Gate Arrays (FPGAs) to accelerate financial derivative calculations is becoming very common. In this work, we implement an FPGA-based specific processor for European option pricing using Monte Carlo simulations, and we compare its performance and power dissipation to the execution on a CPU. The experimental results show that impressive results, in terms of speed-up and energy savings, can be obtained by using FPGA-based accelerators at expenses of a longer development time.

引用

页数：4

共 50 条

[1] Energy Efficient FPGA based Hardware Accelerators for Financial Applications
Toft, Jakob Kenn
Nannarelli, Alberto
2014 NORCHIP, 2014,
[2] Design Framework for FPGA-based Hardware Accelerators with Heterogeneous Interconnect
Cuong Pham-Quoc
PROCEEDINGS OF 2019 6TH NATIONAL FOUNDATION FOR SCIENCE AND TECHNOLOGY DEVELOPMENT (NAFOSTED) CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2019, : 148 - 153
[3] Efficient OS Hardware Accelerators Preemption Management in FPGA
Tian, Ye
Prevotet, Jean-Christophe
Nouvel, Fabienne
2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 367 - 370
[4] SECDA: Efficient Hardware/Software Co-Design of FPGA-based DNN Accelerators for Edge Inference
Haris, Jude
Gibson, Perry
Cano, Jose
Agostini, Nicolas Bohm
Kaeli, David
2021 IEEE 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD 2021), 2021, : 33 - 43
[5] Towards Efficient Design Space Exploration of FPGA-based Accelerators for Streaming HPC Applications
Koraei, Mostafa
Jahre, Magnus
Fatemi, S. Omid
FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2017, : 287 - 287
[6] Design of Hardware Accelerators for Fractal based Machine Learning Applications
Poddar, Soumyajit
Thomas, Amal K.
Kumar, Gaurav
2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, : 71 - 74
[7] FPGA-Based Test Bed for Design and Evaluation of Low-Power FIR-Filter Hardware Accelerators
Walters, E. George, III
Arner, Joshua J.
Rojahn, Noah D.
2012 IEEE 16TH INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE), 2012,
[8] Design of FPGA-based hardware accelerators for on-line fingerprint matcher systems
Fons, Mariano
Fons, Francisco
Canto, Enrique
PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 333 - +
[9] Hardware Accelerators for Financial Applications in HDL and High Level Synthesis
Stamoulias, Ioannis
Kachris, Christoforos
Soudris, Dimitrios
INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION (SAMOS 2017), 2017, : 278 - 285
[10] A Hardware Efficient Elliptic Curve Accelerator for FPGA Based Cryptographic Applications
Kashif, Muhammad
Cicek, Ihsan
Imran, Malik
2019 11TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO 2019), 2019, : 362 - 366

← 1 2 3 4 5 →