共 50 条
- [42] Logic Fault Test Simulation Environment for IP Core-Based Digital Systems 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 1203 - +
- [43] ACTIV-LOCSTEP: A test generation procedure based on logic simulation and fault activation TWENTY-SEVENTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1997, : 144 - 151
- [44] Memory test - Debugging test vectors without ATE ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, : 663 - 669
- [45] Generation of Test Vectors for Test Systems of Electronic Modules 2019 DYNAMICS OF SYSTEMS, MECHANISMS AND MACHINES (DYNAMICS), 2019,
- [47] Synthesizing adaptive test strategies from temporal logic specifications Formal Methods in System Design, 2019, 55 : 103 - 135
- [48] Synthesizing Adaptive Test Strategies from Temporal Logic Specifications PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), 2016, : 17 - 24