Compaction-free Compressed Cache for High Performance Multi-core System

被引:0
|
作者
Hsu, Po-Yang [1 ]
Lin, Pei-Lan [1 ]
Hwang, TingTing [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Compressed cache was used in shared last level cache (LLC) to increase the effective capacity [1] However, because of various data compression sizes, fragmentation problem of storage is inevitable in this cache design. When it happens, usually, a compaction process is invoked to make contiguous storage space. This compaction process induces extra cycle penalty and degrades the effectiveness of compressed cache design. In this paper, we propose a compaction-free compressed cache architecture which can completely eliminate the time for executing compaction. Based on this cache design, we demonstrate that our results, compared with the conventional cache, have system performance improvement by 16% and energy reduction by 16%. Compared with the work by Alameldeen et al. [1], our design has 5% more performance improvement and 3% more energy reduction. Compared with the work by Sardashti et al. [2], our design has 3% more performance improvement and 2% more energy reduction.
引用
收藏
页码:140 / 147
页数:8
相关论文
共 50 条
  • [1] Understanding the Impact of Cache Performance on Multi-core Architectures
    Ramasubramaniam, N.
    Srinivas, V. V.
    Kumar, P. Pavan
    INFORMATION TECHNOLOGY AND MOBILE COMMUNICATION, 2011, 147 : 403 - 406
  • [2] Multi-core cache hierarchies
    Balasubramonian R.
    Jouppi N.
    Muralimanohar N.
    Synthesis Lectures on Computer Architecture, 2011, 17 : 1 - 155
  • [3] A HIGH PERFORMANCE MULTI-CORE NETWORK PROCESSING SYSTEM
    Zha, Qiwen
    Zhang, Wu
    Zeng, Xuewen
    Song, Yi
    2011 3RD INTERNATIONAL CONFERENCE ON COMPUTER TECHNOLOGY AND DEVELOPMENT (ICCTD 2011), VOL 1, 2012, : 439 - 443
  • [4] A Survey on Performance of On-Chip Cache for Multi-core Architectures
    Priya, B. Krishna
    Joshi, Amit D.
    Ramasubramanian, N.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATICS AND ANALYTICS (ICIA' 16), 2016,
  • [5] Cache Contention and Application Performance Prediction for Multi-Core Systems
    Xu, Chi
    Chen, Xi
    Dick, Robert P.
    Mao, Zhuoqing Morley
    2010 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2010), 2010, : 76 - 86
  • [6] Performance Analysis of Cache Coherence Protocols for Multi-core Architectures : A System Attribute Perspective
    Joshi, Amit D.
    Vollala, Satyanarayana
    Begum, B. Shameedha
    Ramasubramanian, N.
    INTERNATIONAL CONFERENCE ON ADVANCES IN INFORMATION COMMUNICATION TECHNOLOGY & COMPUTING, 2016, 2016,
  • [7] The Cache-Core Architecture to Enhance the Memory Performance on Multi-Core Processors
    Mori, Yosuke
    Kise, Kenji
    2009 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT 2009), 2009, : 445 - 450
  • [8] Real Time Cache Performance Analyzing for Multi-core Parallel Programs
    Wang, Rui
    Gao, Yuan
    Zhang, Guolu
    2013 INTERNATIONAL CONFERENCE ON CLOUD AND SERVICE COMPUTING (CSC 2013), 2013, : 16 - 23
  • [9] Research on the Cache Performance Optimization Technology of Multi-Core Processor Chip
    Zhang, Su
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 218 - 221
  • [10] Improvement of Cache System Automatic Design Tool for Heterogeneous Multi-core
    Yukawa, Taiga
    Sasaki, Takahiro
    2019 SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING WORKSHOPS (CANDARW 2019), 2019, : 487 - 489