Compaction-free Compressed Cache for High Performance Multi-core System

被引:0
|
作者
Hsu, Po-Yang [1 ]
Lin, Pei-Lan [1 ]
Hwang, TingTing [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan
来源
2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2014年
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Compressed cache was used in shared last level cache (LLC) to increase the effective capacity [1] However, because of various data compression sizes, fragmentation problem of storage is inevitable in this cache design. When it happens, usually, a compaction process is invoked to make contiguous storage space. This compaction process induces extra cycle penalty and degrades the effectiveness of compressed cache design. In this paper, we propose a compaction-free compressed cache architecture which can completely eliminate the time for executing compaction. Based on this cache design, we demonstrate that our results, compared with the conventional cache, have system performance improvement by 16% and energy reduction by 16%. Compared with the work by Alameldeen et al. [1], our design has 5% more performance improvement and 3% more energy reduction. Compared with the work by Sardashti et al. [2], our design has 3% more performance improvement and 2% more energy reduction.
引用
收藏
页码:140 / 147
页数:8
相关论文
共 50 条
  • [21] Performance analysis of cache-conscious hashing techniques for multi-core CPUs
    Kim, Euihyeok
    Kim, Min-Soo
    Kim, E. (keh@dgist.ac.kr), 1600, Science and Engineering Research Support Society, 20 Virginia Court, Sandy Bay, Tasmania, Australia (06): : 121 - 134
  • [22] Improving the Performance of Heterogeneous Multi-core Processors by modifying the Cache Coherence Protocol
    Fang, Juan
    Hao, Xiaoting
    Fan, Qingwen
    Chang, Zeqing
    Song, Shuying
    MATERIALS SCIENCE, ENERGY TECHNOLOGY, AND POWER ENGINEERING I, 2017, 1839
  • [23] Multi-Core Cache Hierarchy Modeling for Host-Compiled Performance Simulation
    Razaghi, Parisa
    Gerstlauer, Andreas
    PROCEEDINGS OF THE 2013 ELECTRONIC SYSTEM LEVEL SYNTHESIS CONFERENCE (ESLSYN), 2013,
  • [24] Improving Multi-Core Performance Using Mixed-Cell Cache Architecture
    Khan, Samira M.
    Alameldeen, Alaa R.
    Wilkerson, Chris
    Kulkarni, Jaydeep
    Jimenez, Daniel A.
    19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 119 - 130
  • [25] Thread-Criticality Aware Dynamic Cache Reconfiguration in Multi-core System
    Hsu, Po-Yang
    Hwang, TingTing
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 413 - 420
  • [26] The Research of the Inclusive Cache used in Multi-Core Processor
    Qian, Bin-feng
    Yan, Li-min
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 239 - 242
  • [27] Improving the scalability of shared cache multi-core systems
    Prabhu, Sapna
    Daruwala, R. D.
    2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,
  • [28] Comparative evaluation of multi-core cache occupancy strategies
    Su, Feiqi
    Shi, Xudong
    Liu, Gang
    Xia, Ye
    Peir, Jih-Kwon
    2007 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOLS 1 AND 2, 2007, : 209 - 216
  • [29] An Improved Multi-core Shared Cache Replacement Algorithm
    Fang Juan
    Li Chengyan
    2012 11TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING & SCIENCE (DCABES), 2012, : 13 - 17
  • [30] Multi-core system performance prediction and analysis at the ESL
    Yeh, Jen-Chieh
    Lin, Chi-Hung
    Liu, Chun-Nan
    INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2014, 9 (1-2) : 86 - 94