System-level state equality detection for the formal dynamic verification of legacy distributed applications

被引:1
|
作者
Guthmuller, Marion [1 ]
Corona, Gabriel [1 ]
Quinson, Martin [1 ,2 ]
机构
[1] Univ Lorraine, CNRS, Inria Veridis, LORIA Lab, Nancy, France
[2] Univ Rennes, INRIA, CNRS, IRISA, F-35000 Rennes, France
关键词
Dynamic verification; MPI applications; TERMINATION; CHECK; TOOL;
D O I
10.1016/j.jlamp.2017.12.004
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The ever increasing complexity of distributed systems mandates to formally verify their design and implementation. Unfortunately, the common approaches and existing tools to formally establish the correctness of these systems remain hardly applicable to most legacy HPC applications, that are commonly written in Fortran or C/C++, using the MPI standard. This work addresses the problem of automatically detecting at system-level the equality of the application's state. This allows to automatically verify safety and liveness properties on legacy HPC applications. We present how this state equality detection can be achieved without any source code static analysis, but at runtime using memory introspection and classical debugging techniques. We demonstrate the effectiveness of our approach through the exhaustive verification of several programs from the MPICH3 test suite and through the partial termination analysis of some applications from the Competition on Software Verification (SV-COMP). (C) 2017 Published by Elsevier Inc.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [21] An efficient system-level to RTL verification framework for computation-intensive applications
    Liveris, ND
    Zhou, H
    Banerjee, P
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 28 - 33
  • [22] System-level Performance of Distributed Cooperation
    Mungara, Ratheesh
    George, Geordie
    Lozano, Angel
    2012 CONFERENCE RECORD OF THE FORTY SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS (ASILOMAR), 2012, : 1559 - 1563
  • [23] Towards formal verification on the system level
    Drechsler, R
    15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 2 - 5
  • [24] Design for verification in system-level models and RTL
    Mathur, Anmol
    Krishnaswamy, Venkat
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
  • [25] A Verification Approach for System-Level Concurrent Programs
    Daum, Matthias
    Doerrenbaecher, Jan
    Schmidt, Mareike
    Wolff, Burkhart
    VERIFIED SOFTWARE: THEORIES, TOOLS, EXPERIMENTS, 2008, 5295 : 161 - 176
  • [26] Development and Applications of a Dynamic DVB-H System-Level Simulator
    Gomez-Barquero, David
    Poikonen, Jussi
    Paavola, Jarkko
    Cardona, Narcis
    IEEE TRANSACTIONS ON BROADCASTING, 2010, 56 (03) : 358 - 368
  • [27] Functional Verification of Complete Sequential Behaviors: A Formal Treatment of Discrepancies between System-Level and RTL, Descriptions
    Castro Marquez, Carlos Ivan
    Strum, Marius
    Chau, Wang Jiang
    2013 8TH INTERNATIONAL DESIGN AND TEST SYMPOSIUM (IDT), 2013,
  • [28] Formal Verification of Non-Functional Strategies of System-Level Power Management Architecture in Modern Processors
    Sharafinejad, Reza
    Alizadeh, Bijan
    Nikoubin, Tooraj
    PROCEEDINGS OF THE 2020 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2020), 2020,
  • [29] Formal Model for System-Level Power Management Design
    Simonovic, Mirela
    Zivojnovic, Vojin
    Saranovac, Lazar
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 1599 - 1602
  • [30] Formal refinement checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Doucet, F
    Gupta, R
    FUNDAMENTA INFORMATICAE, 2004, 62 (02) : 243 - 273