System-level state equality detection for the formal dynamic verification of legacy distributed applications

被引:1
|
作者
Guthmuller, Marion [1 ]
Corona, Gabriel [1 ]
Quinson, Martin [1 ,2 ]
机构
[1] Univ Lorraine, CNRS, Inria Veridis, LORIA Lab, Nancy, France
[2] Univ Rennes, INRIA, CNRS, IRISA, F-35000 Rennes, France
关键词
Dynamic verification; MPI applications; TERMINATION; CHECK; TOOL;
D O I
10.1016/j.jlamp.2017.12.004
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The ever increasing complexity of distributed systems mandates to formally verify their design and implementation. Unfortunately, the common approaches and existing tools to formally establish the correctness of these systems remain hardly applicable to most legacy HPC applications, that are commonly written in Fortran or C/C++, using the MPI standard. This work addresses the problem of automatically detecting at system-level the equality of the application's state. This allows to automatically verify safety and liveness properties on legacy HPC applications. We present how this state equality detection can be achieved without any source code static analysis, but at runtime using memory introspection and classical debugging techniques. We demonstrate the effectiveness of our approach through the exhaustive verification of several programs from the MPICH3 test suite and through the partial termination analysis of some applications from the Competition on Software Verification (SV-COMP). (C) 2017 Published by Elsevier Inc.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [1] System-level State Equality Detection for the Formal Dynamic Verification of Legacy Distributed Applications
    Guthmuller, Marion
    Quinson, Martin
    Corona, Gabriel
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 451 - 458
  • [2] Application of formal methods for system-level verification of Network on Chip
    Palaniveloo, Vinitha Arakkonam
    Sowmya, Arcot
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 162 - 169
  • [3] SYSTEM-LEVEL SUPPORT FOR DEPENDABLE DISTRIBUTED APPLICATIONS
    KROEGER, R
    NETT, E
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 563 : 178 - 181
  • [4] System-level assertions: approach for electronic system-level verification
    Sohofi, Hassan
    Navabi, Zainalabedin
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
  • [5] Efficient system-level functional verification methodology for multimedia applications
    Cupák, M
    Catthoor, F
    De Man, HJ
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 56 - 64
  • [6] Introspection mechanisms for semi-formal verification in a system-level design environment
    Metzger, M.
    Bastien, F.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 91 - +
  • [7] The application of a distributed system-level diagnosis algorithm in dynamic positioning system
    Wang, HJ
    Bian, XQ
    Ding, FG
    Han, GP
    PROCEEDINGS OF THE 4TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-4, 2002, : 2274 - 2278
  • [8] A formal framework for modeling and analysis of system-level dynamic power management
    Yardi, S
    Channakeshava, K
    Hsiao, MS
    Martin, TL
    Ha, DS
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 119 - 126
  • [9] Introduction: Formal Methods for CAD: Enabling Technologies and System-level Applications
    Ganesh C. Gopalakrishnan
    Formal Methods in System Design, 2000, 16 : 5 - 6
  • [10] Introduction: Formal methods for CAD: Enabling technologies and system-level applications
    Gopalakrishnan, GC
    FORMAL METHODS IN SYSTEM DESIGN, 2000, 16 (01) : 5 - 6