共 50 条
- [1] System-level State Equality Detection for the Formal Dynamic Verification of Legacy Distributed Applications 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 451 - 458
- [2] Application of formal methods for system-level verification of Network on Chip 2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 162 - 169
- [4] System-level assertions: approach for electronic system-level verification IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (03): : 142 - 152
- [5] Efficient system-level functional verification methodology for multimedia applications IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 56 - 64
- [6] Introspection mechanisms for semi-formal verification in a system-level design environment SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 91 - +
- [7] The application of a distributed system-level diagnosis algorithm in dynamic positioning system PROCEEDINGS OF THE 4TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-4, 2002, : 2274 - 2278
- [8] A formal framework for modeling and analysis of system-level dynamic power management 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 119 - 126
- [9] Introduction: Formal Methods for CAD: Enabling Technologies and System-level Applications Formal Methods in System Design, 2000, 16 : 5 - 6