ROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology

被引：22
|
作者：
Turner, Steven Eugene [1 ]
Chan, Richard T. [1 ]
Feng, Jeffrey T. [1 ]
机构：
[1] BAE Syst, Nashua, NH 03061 USA
来源：
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS | 2008年 / 18卷 / 08期
关键词：
accumulator; digital to analog converter (DAC); direct digital synthesizer (DDS); emitter coupled logic (ECL); heterojunction bipolar transistor (HBT); high-speed integrated circuits; Indium Phosphide (InP); read-only memory (ROM);
D O I：
10.1109/LMWC.2008.2001025
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A direct digital synthesizer (DDS) implemented in InP double heterojunction bipolar transistor technology is reported. The DDS has a 12 b phase accumulator and a ROM-based phase converter. The DDS is capable of synthesizing output frequencies up to 12 GHz in steps that are 1/4096 of the 24 GHz clock rate. The worst case measured spurious free dynamic range (SFDR) is 30.7 dBc and the average SFDR over all frequency control words is 40.4 dBc. The DDS test circuit is implemented with 4470 transistors and it consumes 19.8 W of power.
引用
收藏
页码：566 / 568
页数：3
相关论文
共 50 条
  • [1] Direct digital, synthesizer with ROM-less architecture at 13-GHz clock frequency in InP DHBT technology
    Turner, SE
    Kotecki, DE
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2006, 16 (05) : 296 - 298
  • [2] A 17 GHz direct digital synthesizer in a InP DHBT technology
    Yi Zhang
    Xiaopeng Li
    Youtao Zhang
    Min Zhang
    Yufeng Guo
    Hao Gao
    [J]. Sādhanā, 2021, 46
  • [3] A 17 GHz direct digital synthesizer in a InP DHBT technology
    Zhang, Yi
    Li, Xiaopeng
    Zhang, Youtao
    Zhang, Min
    Guo, Yufeng
    Gao, Hao
    [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2021, 46 (03):
  • [4] Direct digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology
    Turner, Steven Eugene
    Kotecki, David E.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) : 2284 - 2290
  • [5] New effective ROM compression methods for ROM-based direct digital frequency synthesizer design
    Lee, J
    Shin, H
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2004, E87B (11) : 3352 - 3355
  • [6] A 14-GHz 8-bit Direct Digital Synthesizer in InP DHBT Technology
    Li, Xiaopeng
    Zhang, Yi
    Wang, Zhigong
    Zhang, Youtao
    MinZhang
    WeiCheng
    Gao, Hao
    [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT2019), 2019,
  • [7] A 2-GHz 32-bit ROM-based direct-digital frequency synthesizer in 0.13 μm CMOS
    Xuan Guo
    Danyu Wu
    Lei Zhou
    Huasen Liu
    Jin Wu
    Xinyu Liu
    [J]. Analog Integrated Circuits and Signal Processing, 2018, 94 : 127 - 138
  • [8] CORDIC-based direct digital frequency synthesizer: Comparison with a ROM-based architecture in FPGA implementation
    Park, M
    Kim, K
    Lee, JA
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (06) : 1282 - 1285
  • [9] A 2-GHz 32-bit ROM-based direct-digital frequency synthesizer in 0.13 μm CMOS
    Guo, Xuan
    Wu, Danyu
    Zhou, Lei
    Liu, Huasen
    Wu, Jin
    Liu, Xinyu
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 94 (01) : 127 - 138
  • [10] Ultrahigh-speed direct digital synthesizer using InP DHBT technology
    Gutierrez-Aitken, A
    Matsui, J
    Kaneshiro, EN
    Oyama, BK
    Sawdai, D
    Oki, AK
    Streit, DC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (09) : 1115 - 1119
12345