Computational Modeling of Hot-Spot Identification and Control in 3-D Stacked Chips with Integrated Cooling

被引：13

作者：

Alfieri, Fabio ^{[1
]}

Gianini, Sacha ^{[1
]}

Tiwari, Manish K. ^{[1
]}

Brunschwiler, Thomas ^{[2
]}

Michel, Bruno ^{[2
]}

Poulikakos, Dimos ^{[1
]}

机构：

[1] ETH, Dept Mech & Proc Engn, Lab Thermodynam Emerging Technol, CH-8092 Zurich, Switzerland

[2] IBM Zurich Res Lab, Ruschlikon, Switzerland

来源：

NUMERICAL HEAT TRANSFER PART A-APPLICATIONS | 2014年 / 65卷 / 03期

关键词：

HEAT-TRANSFER ENHANCEMENT; PIN-FIN; PRESSURE-DROP; FLOW; SINK; PERFORMANCE; CONVECTION; CHANNELS; ARRAYS;

D O I：

10.1080/10920277.2013.826480

中图分类号：

O414.1 [热力学];

学科分类号：

摘要：

In 3-D chip stacks, the electronic design may lead to a variety of different hot-spot scenarios and through-silicon-via (TSV) arrangements and distributions. In the present work, the influence and implications of the integrated water-cooling, TSV distribution, and size on the control of inhomogeneous hot-spots in such stacks is investigated. The numerical model consists of a row of 50 inline cylindrical micropin fins (of different size) inside a microcavity. Material properties are modeled as temperature-dependent, and the Reynolds number ranges from 60 to 180. An optimal design of hot-spots arrangements and TSV sizes is found to reduce the maximal temperature in the chip by up to 20%, and increase the average heat transfer by up to 30%.

引用

页码：201 / 215

页数：15

共 50 条

[31] Prospective Identification of Prognostic Hot-Spot Mutant Gene Signatures for Leukemia: A Computational Study Based on Integrative Analysis of TCGA and cBioPortal Data
Min Zhang
Xianghua Lang
Xinyi Chen
Yuke Lv
Molecular Biotechnology, 2023, 65 : 1898 - 1912
[32] Hybrid liquid immersion and synthetic jet heat sink for cooling 3-D stacked electronics
Alcatel-Lucent Bell Laboratories, Murray Hill, NJ 07974-0636, United States
不详
IEEE Trans. Compon. Packag. Manufact. Tech., 5 (817-824):
[33] Hybrid Liquid Immersion and Synthetic Jet Heat Sink for Cooling 3-D Stacked Electronics
Kota, Krishna
Hidalgo, Pablo
Joshi, Yogendra
Glezer, Ari
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (05): : 817 - 824
[34] Thermal Simulation of 3-D Stacked Integrated Circuits with Layered Finite Element Method
Li, Bo
Tang, Min
Zhi, Yuwen
Yu, Huixian
2019 PHOTONICS & ELECTROMAGNETICS RESEARCH SYMPOSIUM - FALL (PIERS - FALL), 2019, : 1883 - 1886
[35] 3-D modeling from range images with integrated registration
Payeur, P
HAVE 2002 - IEEE INTERNATIONAL WORKSHOP ON HAPTIC VIRTUAL ENVIRONMENTS AND THEIR APPLICATIONS, 2002, : 79 - 84
[36] Automatic 3-D Modeling of Integrated Power Amplifier by APDL
Lin, Qian
Zhao, Peng-Fei
Wu, Hai-Feng
Chen, Si-Wei
2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), 2022,
[37] 3-D MODELING AS AN INTEGRATED PART OF A COMPREHENSIVE EXPLORATION SYSTEM
SONNELAND, L
NITTEBERG, JH
EKERN, J
AAPG BULLETIN-AMERICAN ASSOCIATION OF PETROLEUM GEOLOGISTS, 1987, 71 (05): : 616 - 616
[38] Leakage Power Characterization and Minimization in 3D Stacked Multi-core Chips with Microfluidic Cooling
Xiao, He
Wan, Zhimin
Yalamanchili, Sudhakar
Joshi, Yogendra
2014 30TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2014, : 207 - 212
[39] Uniformity Control of 3-D Stacked ICs: Optical Metrology and Statistical Analysis
Le Cunff, Delphine
Fresquet, Gilles
Raymond, Thierry
de Vries, Dirk K.
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2015, 28 (04) : 448 - 453
[40] Interval optimal design of 3-D TSV stacked chips package reliability by using the genetic algorithm method
Cheng, Hsin-En
Chen, Rong-Sheng
MICROELECTRONICS RELIABILITY, 2014, 54 (12) : 2881 - 2897

← 1 2 3 4 5 →