On the implementation of a low-power IEEE 802.11 a compliant Viterbi decoder

被引：0

作者：

Maharatna, K ^{[1
]}

Troya, A ^{[1
]}

Krstic, M ^{[1
]}

Grass, E ^{[1
]}

机构：

[1] Univ Bristol, Bristol BS8 1TH, Avon, England

来源：

19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This article describes a standard cell based novel implementation of a low-power Viterbi Decoder (VD) targeted for the IEEE 802.11a Wireless LAN system. Multiple clock rates have been used to reduce the power consumption and the inherent bandwidth mismatch between the Add-Compare-Select (ACS) and traceback operations. Aggressive clock gating and innovative circuit techniques reduce the power consumption further. The normalized cell area and dynamic power consumption of the designed VD are 5.9 mm(2) and 53 mW respectively. The normalized power dissipation of the VD is 0.66 mW/Mbps.

引用

页码：613 / 618

页数：6

共 50 条

[21] Design and Implementation of Low Power High Speed Viterbi Decoder
Cholan, K.
INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 61 - 68
[22] Locate: Low-Power Viterbi Decoder Exploration using Approximate Adders
Bhattacharjya, Rajat
Maity, Biswadip
Dutt, Nikil
PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 409 - 413
[23] A Low-Power IP Design of Viterbi Decoder with Dynamic Threshold Setting
Lin, Yi-Ming
Liu, Wan-Ching
Chang, Li-Yuan
Lien, Chih-Yuan
Chen, Pei-Yin
Chen, Shung-Chih
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 585 - 588
[24] VHDL Implementation of Low-Power Turbo Decoder
Vijyata
Meena, R. S.
Sharma, J. B.
2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), 2016, : 602 - 607
[25] Low-power state-parallel relaxed adaptive Viterbi decoder
Sun, Fei
Zhang, Tong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 1060 - 1068
[26] A Low-power CMOS Power Amplifier for IEEE 802.11a Applications
Kang, Jyun-Jie
Weng, Ro-Min
Liu, Chun-Yu
APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 1628 - +
[27] Novel low-latency low-power Viterbi decoder traceback memory architecture
Morling, RCS
Haron, N
MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 179 - 183
[28] Low-power limited-search parallel state Viterbi decoder implementation based on scarce state transition
Jin, Jie
Tsui, Chi-Ying
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (10) : 1172 - 1176
[29] Low-Power Downlink for the Internet of Things using IEEE 802.11-compliant Wake-Up Receivers
Blobel, Johannes
Vu Huy Tran
Misra, Archan
Dressler, Falko
IEEE CONFERENCE ON COMPUTER COMMUNICATIONS (IEEE INFOCOM 2021), 2021,
[30] Design of a high-throughput low-power IS95 Viterbi decoder
Liu, X
Papaefthymiou, MC
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 263 - 268

← 1 2 3 4 5 →