QCA-LG:: A tool for the automatic layout generation of QCA combinational circuits

被引:0
|
作者
Teodosio, Tiago [1 ]
Sousa, Leonel [1 ]
机构
[1] Univ Tecn Lisboa, INESC ID IST, P-1000029 Lisbon, Portugal
来源
2007 NORCHIP | 2007年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum-dot Cellular Automata (QCA) is a promising successor for CMOS transistor technology, while allowing the implementation of logic circuits using quantum devices, such as quantum dots or single domain nano magnets, a new set of tools must be developed to assist the design and implementation process. Examples of such tools are the QCADesigner for handmade layout and physical simulation, and also tools for majority logic optimization. Since no tool is available for assisting the QCA layout generation, we propose tool to automatically generate the layout of QCA circuits. This tool, designated by QCA-Layout Generator (QCA-LG), was integrated in a general QCA technology design flow, accepting the most used formats of the synthesis tools and producing the layout output according to the QCADesigner tool. Therefore, the layout of a logical circuit described in VHDL is automatically generated, and can be further optimized by hand and simulated using the QCADesigner. Examples of layouts automatic generated by the QCA-LG are presented for simple logical circuits, and are also compared with optimal layouts designed by hand.
引用
收藏
页码:216 / 220
页数:5
相关论文
共 30 条
  • [21] A tool for the automatic generation and analysis of regular analog layout modules
    Lomeli-Illescas, Ismael
    Solis-Bustos, Sergio A.
    Rayas-Sanchez, Jose E.
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 81 - 87
  • [22] LDS-ATPG - AN AUTOMATIC TEST PATTERN GENERATION SYSTEM FOR COMBINATIONAL VLSI CIRCUITS
    JIANG, SC
    LEE, CL
    SHEN, WZ
    CHEN, JE
    WU, CP
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 159 - 161
  • [23] Approximator: A Software Tool for Automatic Generation of Approximate Arithmetic Circuits
    Balasubramanian, Padmanabhan
    Nayar, Raunaq
    Min, Okkar
    Maskell, Douglas L.
    COMPUTERS, 2022, 11 (01)
  • [24] Automatic tool for test set generation and DfT assessment in analog circuits
    Lucas B. Zilch
    Marcelo S. Lubaszewski
    Tiago R. Balen
    Analog Integrated Circuits and Signal Processing, 2022, 112 : 277 - 287
  • [25] Automatic tool for test set generation and DfT assessment in analog circuits
    Zilch, Lucas B.
    Lubaszewski, Marcelo S.
    Balen, Tiago R.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 112 (02) : 277 - 287
  • [26] A Novel Automatic Placement Generation Tool for Current Mirror in Analog Circuits
    Wang, Yuejiao
    Wang, Lining
    Lan, Bijian
    Wan, Jing
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 106 - 111
  • [27] Automatic test vector generation for bridging faults detection in combinational circuits using False Boolean Functions
    Ionescu, M
    Ionescu, F
    CAS: 2002 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2001, : 385 - 388
  • [28] A new transistor folding argorithm applied to an automatic full-custom layout generation tool
    Bastian, FB
    Lazzari, C
    Guntzel, JL
    Reis, R
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 732 - 741
  • [29] LIT - An automatic layout generation tool for trapezoidal association of transistors for basic analog budding blocks
    Girardi, A
    Bampi, S
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1106 - 1107
  • [30] A Fast Wire-Routing Method and an Automatic Layout Tool for RSFQ Digital Circuits Considering Wire-Length Matching
    Kito, Nobutaka
    Takagi, Kazuyoshi
    Takagi, Naofumi
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2018, 28 (04)