共 30 条
- [22] LDS-ATPG - AN AUTOMATIC TEST PATTERN GENERATION SYSTEM FOR COMBINATIONAL VLSI CIRCUITS 1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 159 - 161
- [24] Automatic tool for test set generation and DfT assessment in analog circuits Analog Integrated Circuits and Signal Processing, 2022, 112 : 277 - 287
- [26] A Novel Automatic Placement Generation Tool for Current Mirror in Analog Circuits 2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 106 - 111
- [27] Automatic test vector generation for bridging faults detection in combinational circuits using False Boolean Functions CAS: 2002 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2001, : 385 - 388
- [28] A new transistor folding argorithm applied to an automatic full-custom layout generation tool INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 732 - 741
- [29] LIT - An automatic layout generation tool for trapezoidal association of transistors for basic analog budding blocks DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1106 - 1107