共 50 条
- [1] The hardware design for a genetic algorithm accelerator for packet scheduling problems [J]. Tamkang Journal of Science and Engineering, 2008, 11 (02): : 165 - 174
- [2] The Hardware Design for a Genetic Algorithm Accelerator for Packet Scheduling Problems [J]. JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2008, 11 (02): : 165 - 174
- [3] Architecture and hardware for scheduling gigabit packet streams [J]. HOT INTERCONNECTS 10, 2002, : 52 - 61
- [4] Hybrid Scheduling Algorithm for Packet Switch Architecture [J]. 2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 345 - +
- [5] Application of a genetic algorithm to the static scheduling of processes on a parallel architecture [J]. INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 932 - 936
- [6] Hardware architecture for hybrid Genetic algorithm [J]. IMECS 2008: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2008, : 1383 - 1386
- [9] An optimal online algorithm for packet scheduling with agreeable deadlines [J]. PROCEEDINGS OF THE SIXTEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2005, : 801 - 802
- [10] General architecture for hardware implementation of Genetic Algorithm [J]. FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 291 - +