Implementation of Chip-Level EMC Strategies in 0.18 μm CMOS Technology

被引：0

作者：

Chang, Yin-Cheng ^{[1
,2
]}

Wang, Ping-Yi ^{[1
]}

Hsu, Shawn S. H. ^{[1
]}

Yen, Mao-Hsu ^{[3
]}

Chang, Yen-Tang ^{[4
]}

Dong, Jian-Li ^{[4
]}

Lin, Ta-Yeh ^{[2
]}

Chang, Da-Chiang ^{[2
]}

机构：

[1] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu, Taiwan

[2] Natl Chip Implementat Ctr, Natl Appl Res Labs, Hsinchu, Taiwan

[3] Natl Taiwan Ocean Univ, Dept Comp Sci & Engn, Keelung, Taiwan

[4] Bur Stand Metrol & Inspect, MOEA, Taipei, Taiwan

来源：

2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC) | 2017年

关键词：

integrated circuit (IC); electromagnetic interference (EMI); electromagnetic susceptibility (EMS); slew rate controller; decoupling capacitor;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two on-chip electromagnetic compatibility (EMC) solutions realized in the standard 0.18 mu m CMOS technology are proposed. A slew rate controller for electromagnetic interference (EMI) reduction is demonstrated by increasing the rise and fall time of signal to lower the harmonic energy on FFT spectrum. Besides, a MOS plus MOM decoupling capacitor for both EMI and electromagnetic susceptibility (EMS) issues is proposed to provide a 17.6 % added capacitance than the conventional decoupling capacitors under the same area. The experiment results prove that the proposed EMC strategies are effective and can be utilized in the chip design with low design complexity.

引用

页码：390 / 392

页数：3

共 50 条

[31] A 0.18 μm CMOS implementation of on-chip analogue test signal generation from digital test patterns
Rolíndez, L
Mir, S
Prenat, G
Bounceur, A
[J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 704 - 705
[32] Chip-level charged-device modeling and simulation in CMOS integrated circuits
Lee, J
Kim, KW
Huh, Y
Bendix, P
Kang, SM
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (01) : 67 - 81
[33] A 0.18-μm CMOS capacitive sensor lab-on-chip
Ghafar-Zadeh, Ebrahim
Sawan, Mohamad
Therriault, Daniel
[J]. SENSORS AND ACTUATORS A-PHYSICAL, 2008, 141 (02) : 454 - 462
[34] On-chip slot antennas in 0.18 μm CMOS for wireless application
Jiang, Liang
Yin, Wen-Yan
Mao, Junfa
[J]. MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (05) : 1187 - 1191
[35] A 0.18-/μm CMOS bioluminescence detection lab-on-chip
Eltoukhy, H
Salama, K
El Gamal, A
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (03) : 651 - 662
[36] Server chip-level cooling technology in data center based on LHP
Xue, Zhihu
Ai, Bangcheng
Qu, Wei
[J]. Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2024, 52 (07): : 126 - 131
[37] Chip-level performance improvement using triple damascene wiring design concept for the 0.13μm CMOS generation and beyond
Oda, Noriaki
Kunishima, Hiroyuki
Kyouno, Takashi
Takeda, Kazuhiro
Tanaka, Tomoaki
Takewaki, Toshiyuki
Ikeda, Masahiro
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (11) : 1544 - 1550
[38] ESD implantations for on-chip ESD protection with layout consideration in 0.18-μm salicided CMOS technology
Ker, MD
Chuang, CH
Lo, WY
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (02) : 328 - 337
[39] ESD implantations in 0.18-μm salicided CMOS technology for on-chip ESD protection with layout consideration
Ker, MD
Chuang, CH
[J]. PROCEEDINGS OF THE 2001 8TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2001, : 85 - 90
[40] Design of photovoltaic device and DC–DC converter on a single chip using 0.18 μm standard CMOS technology
Kazuki Nomura
Daiju Kikuchi
Nobuhiko Nakano
[J]. Analog Integrated Circuits and Signal Processing, 2014, 78 : 3 - 9

← 1 2 3 4 5 →