Implementation of Chip-Level EMC Strategies in 0.18 μm CMOS Technology

被引：0

作者：

Chang, Yin-Cheng ^{[1
,2
]}

Wang, Ping-Yi ^{[1
]}

Hsu, Shawn S. H. ^{[1
]}

Yen, Mao-Hsu ^{[3
]}

Chang, Yen-Tang ^{[4
]}

Dong, Jian-Li ^{[4
]}

Lin, Ta-Yeh ^{[2
]}

Chang, Da-Chiang ^{[2
]}

机构：

[1] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu, Taiwan

[2] Natl Chip Implementat Ctr, Natl Appl Res Labs, Hsinchu, Taiwan

[3] Natl Taiwan Ocean Univ, Dept Comp Sci & Engn, Keelung, Taiwan

[4] Bur Stand Metrol & Inspect, MOEA, Taipei, Taiwan

来源：

2017 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC) | 2017年

关键词：

integrated circuit (IC); electromagnetic interference (EMI); electromagnetic susceptibility (EMS); slew rate controller; decoupling capacitor;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Two on-chip electromagnetic compatibility (EMC) solutions realized in the standard 0.18 mu m CMOS technology are proposed. A slew rate controller for electromagnetic interference (EMI) reduction is demonstrated by increasing the rise and fall time of signal to lower the harmonic energy on FFT spectrum. Besides, a MOS plus MOM decoupling capacitor for both EMI and electromagnetic susceptibility (EMS) issues is proposed to provide a 17.6 % added capacitance than the conventional decoupling capacitors under the same area. The experiment results prove that the proposed EMC strategies are effective and can be utilized in the chip design with low design complexity.

引用

页码：390 / 392

页数：3

共 50 条

[11] 60 GHz On-Chip Loop Antenna Integrated in a 0.18 μm CMOS Technology
Yao, Yuki
Hirano, Takuichi
Okada, Kenichi
Hirokawa, Jiro
Ando, Makoto
[J]. 2013 PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION (ISAP), VOLS 1 AND 2, 2013,
[12] Implementation of second-order Ku-band chip filter on si substrate with commercial 0.18 μm CMOS technology
Chiang, Y. -C.
Chin, H. -C.
Hsieh, W. -L.
[J]. 2006 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-5, 2006, : 1249 - +
[13] Wideband LNA in 0.18 μm CMOS Technology
Patel, Amit, V
Chaudhari, Jitendra
Vala, Alpesh
Mewada, Hiren
Mahant, Keyur
Al-Asad, Jawad F.
[J]. 2021 4TH INTERNATIONAL SYMPOSIUM ON ADVANCED ELECTRICAL AND COMMUNICATION TECHNOLOGIES (ISAECT), 2021,
[14] Implementation of the conscience mechanism for Kohonen's neural network in CMOS 0.18 μm technology
Talaska, T.
Wojtyna, R.
Dlugosz, R.
Iniewski, K.
[J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 310 - +
[15] An Integrated On-Chip Implantable Antenna in 0.18-μm CMOS Technology for Biomedical Applications
Liu, Changrong
Guo, Yong-Xin
Liu, Xueguan
Xiao, Shaoqiu
[J]. IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2016, 64 (03) : 1167 - +
[16] A 60-GHz On-Chip Antenna Using Standard 0.18 μm CMOS technology
Wang, Ning
Gao, Peng
Kang, Kai
[J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 1347 - 1349
[17] CESAME:: A test chip for the validation of a parasitic emission prediction flow in 0.18μm CMOS technology
Vrignon, B
Bendhia, S
Courau, L
Sicard, E
[J]. 2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 372 - 376
[18] A 0.18 μm CMOS capacitive detection lab-on-chip
Ghafar-Zadeh, Ebrahim
Sawan, Mohamad
[J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 165 - 172
[19] A tester-on-chip implementation in 0.18μ CMOS utilizing a MEMS interface
Rashidzadeh, R
Ahmadi, M
Miller, WC
[J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 561 - 564
[20] A 5 GHz CMOS RF mixer in 0.18 μm CMOS technology
Chouchane, T
Sawan, M
[J]. CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1905 - 1908

← 1 2 3 4 5 →