A new buffer management scheme for hierarchical shared memory switches

被引:16
|
作者
Choudhury, AK
Hahne, EL
机构
[1] Bell Laboratories, Lucent Technologies, Holmdel
关键词
asynchronous transfer mode; backpressure; buffer memories; hierarchical switch; losses; memory management; priorities; pushout; queuing analysis; shared memory system;
D O I
10.1109/90.649572
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We study a multistage hierarchical asynchronous transfer mode (ATM) switch in which each switching element has its own local cell buffer memory that is shared among all its output ports. We propose a novel buffer management technique called Delayed Pushout that combines a pushout mechanism (for sharing memory efficiently among queues within the same switching element) and a backpressure mechanism (for sharing memory across switch stages). The backpressure component has a threshold to restrict the amount of sharing between stages. A synergy emerges when pushout, backpressure, and this threshold are all employed together. Using a computer simulation of the switch under symmetric but bursty traffic, we study Delayed Pushout as well as several simpler pushout and backpressure schemes under a wide range of loads. At every load level, we find that the Delayed Pushout scheme has a lower cell loss rate than its competitors. Finally, we show how Delayed Pushout can be extended to share buffer space between traffic classes with different space priorities.
引用
收藏
页码:728 / 738
页数:11
相关论文
共 50 条
  • [41] Optimum scheduling and memory management in input queued switches with finite buffer space
    Sarkar, S
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2004, 50 (12) : 3197 - 3220
  • [42] Optimum scheduling and memory management in input queued switches with finite buffer space
    Sarkar, S
    [J]. IEEE INFOCOM 2003: THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2003, : 1373 - 1383
  • [43] A shared-memory packet buffer management in a network interface card
    Uppal, Amit
    Chu, Yul
    [J]. MANAGEMENT OF CONVERGENCE NETWORKS AND SERVICES, PROCEEDINGS, 2006, 4238 : 517 - 520
  • [44] A Unified Write Buffer Cache Management Scheme for Flash Memory
    Shi, Liang
    Li, Jianhua
    Li, Qingan
    Xue, Chun Jason
    Yang, Chengmo
    Zhou, Xuehai
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2779 - 2792
  • [45] Efficient Memory Management Scheme for Pipelined Shared-Memory FFT Processors
    Luo, Hsin-Fu
    Shieh, Ming-Der
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2015, : 178 - 179
  • [46] Buffer overflow management in QoS switches
    Kesselman, A
    Lotker, Z
    Mansour, Y
    Patt-Shamir, B
    Schieber, G
    Sviridenko, M
    [J]. SIAM JOURNAL ON COMPUTING, 2004, 33 (03) : 563 - 583
  • [47] Dynamic thresholds for shared buffer switches with variable length packets
    Yang, RB
    Liang, MC
    Chu, YS
    Wu, CS
    [J]. HPSR 2002: WORKSHOP ON HIGH PERFORMANCE SWITCHING AND ROUTING, PROCEEDINGS: MERGING OPTICAL AND IP TECHNOLOGIES, 2002, : 147 - 150
  • [48] A buffer management scheme for mobile computers with hybrid main memory and flash memory storages
    Department of Computer Engineering, Myongji University Nam-dong, Yongin, Gyeonggido, Korea, Republic of
    [J]. Ryu, Y. (ysryu@mju.ac.kr), 1600, Science and Engineering Research Support Society, Room 402, Man-Je Bld., 449-8, Ojung-Dong, Daedoek-Gu, Korea, Republic of (07):
  • [49] Performance Modeling of Hybrid Optical Packet Switches with Shared Buffer
    Guo, Zhiyang
    Zhang, Zhemin
    Yang, Yuanyuan
    [J]. 2011 PROCEEDINGS IEEE INFOCOM, 2011, : 1692 - 1700
  • [50] VLSI design of a priority arbitrator for shared buffer ATM switches
    Lin, YS
    Yang, SC
    Fang, SJ
    Shung, CB
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2785 - 2788