A high-speed hardware implementation of the Hermes8-128 stream cipher

被引：1

作者：

Kitsos, Paris ^{[1
]}

Kaiser, Ulrich ^{[2
]}

机构：

[1] Hellen Open Univ, Sch Sci & Technol, Comp Sci, Patras, Greece

[2] Texas Instruments Deutschland GmbH, D-85350 Freising Weihenstephan, Germany

来源：

2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3 | 2007年

关键词：

D O I：

10.1109/ECCTD.2007.4529608

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An efficient high-speed hardware implementation of the Hermes8-128 stream cipher is presented in this paper. Hermes8-128 is proposed for hardware based implementations in the eSTREAM project [1]. Two FPGA devices are used for the hardware implementations. Especially, the XILLNX (Spartan-2) 2S100-6 and (VIRTEX-4) 4VFX12-11 are used. A maximum throughput of 56.5 Mbps can be achieved with a clock frequency of 49 MHz with a XC2S100-6 device, while a throughput of 361 Mbps at 313 MHz is achieved with the 4VFX12-11 device. Since now only one previous reported Hermes8-128 hardware implementation exists, a comparison with the proposed one is given.

引用

页码：364 / +

页数：2

共 50 条

[21] DCC-128: a hardware-oriented lightweight chaotic stream cipher
Hao Ming
Hanping Hu
Xuhui Xie
Jiechao Yang
[J]. Nonlinear Dynamics, 2023, 111 : 21995 - 22011
[22] DCC-128: a hardware-oriented lightweight chaotic stream cipher
Ming, Hao
Hu, Hanping
Xie, Xuhui
Yang, Jiechao
[J]. NONLINEAR DYNAMICS, 2023, 111 (23) : 21995 - 22011
[23] AES-128 cipher.: High speed, low cost FPGA implementation
Liberatori, Monica
Otero, Fernando
Bonadero, J. C.
Castineira, Jorge
[J]. 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 195 - +
[24] FPGA Implementation of PingPong-128 Stream Cipher for Ubiquitous Application
Choudhury, Amlan Jyoti
Lim, Hyotaek
Lee, Hoon Jae
[J]. 2011 6TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY (ICCIT), 2012, : 627 - 630
[25] Small and high-speed hardware architectures for the 3GPP standard cipher KASUMI
Satoh, A
Morioka, S
[J]. INFORMATION SECURITY, PROCEEDINGS, 2002, 2433 : 48 - 62
[26] Hardware Implementation of Low Complexity High-speed Perceptron Block
Choudhury, Rituparna
Ahamed, Shaik Rafi
Guha, Prithwijit
[J]. 2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 26 - 30
[27] A high-speed dual field arithmetic unit and hardware implementation
Wang, Han
Jiang, Anping
[J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 213 - 216
[28] Titan-R: A Reconfigurable hardware implementation of a high-speed compressor
Papadopoulos, Konstantinos
Papaefstathiou, Ioannis
[J]. PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2008, : 216 - 225
[29] A High-Speed Constant-Time Hardware Implementation of NTRUEncrypt SVES
Farahmand, Farnoud
Sharif, Malik Umar
Briggs, Kevin
Gaj, Kris
[J]. 2018 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT 2018), 2018, : 193 - 200
[30] Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm
Yi, Jaeyoung
Park, Karam
Park, Joonseok
Ro, Won W.
[J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2009, 5453 : 181 - +

← 1 2 3 4 5 →