共 50 条
- [31] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
- [32] Experimental and Numerical Investigations on Cu/low-k Interconnect Reliability during Copper Pillar Shear Test 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1594 - 1598
- [33] Cavity-down thermal-enhanced package reliability evaluation for Low-k dielectric/Cu interconnects IC 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1191 - 1193
- [34] Structural design for Cu/low-K larger die flip chip package EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 237 - 242
- [35] The effect of methylating treatments on the dielectric reliability of low-k/Cu structures Materials, Technology and Reliability of Advanced Interconnects-2005, 2005, 863 : 195 - 200
- [37] Electrical reliability issues of integrating low-K dielectrics with Cu metallization PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 82 - 84
- [38] Multilevel damascene interconnection in integration of MOCVD Cu and low-k fluorinated amorphous carbon Materials Research Society Symposium - Proceedings, 1999, 565 : 129 - 134
- [39] Design and Development of Fine Pitch Copper/Low-K Wafer Level Package IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 377 - 388
- [40] Analysis of interconnection reliability of dielectric layer for wafer level chip scale package 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 344 - 347