Multi-level numerical analysis on the reliability of Cu/low-k interconnection in FCBGA package

被引:0
|
作者
Fiori, V [1 ]
Zhang, XR [1 ]
Tee, TY [1 ]
机构
[1] STMicroelect, F-38926 Crolles, France
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Thermo-mechanical simulation is carried out on the Cu/Iow-k FCBGA (Flip-chip Ball Grid Array) package for high performance server applications. Global-local modeling methodology is performed. Layered structures for both build-up substrate and Cu/low-k layers are established. The build-up substrate is divided into inner and outer areas based on the Cu distribution, and equivalent properties for each area are obtained. A homogenization method which enables to take into account exact Cu/low-K layout is developed to obtain the equivalent properties of interconnects. Based on the established methodology, packaging effect has been studied, then potential sites for delamination are identified. For the critical sites, fracture mechanics approach is applied, and energy release rate is computed in order to quantify the packaging effect on Cu/Iow-k interconnection reliability. Packaging induced stresses are evaluated for different interconnect architectures and the effect of the Ca/low-k layout regarding delamination hazard is investigated. Discussions are also carried out on various parameters such as the failure criterion to use, the length of the introduced crack, and the balance between packaging stress and local stress.
引用
收藏
页码:188 / 195
页数:8
相关论文
共 50 条
  • [31] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package
    Uchibori, C. J.
    Lee, Michael
    Zhang, Xuefeng
    Ho, P. S.
    Nakamura, T.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
  • [32] Experimental and Numerical Investigations on Cu/low-k Interconnect Reliability during Copper Pillar Shear Test
    Sart, Clement
    Gallois-Garreignot, Sebastien
    Fiori, Vincent
    Kermarrec, Olivier
    Moutin, Caroline
    Tavernier, Clement
    Jaouen, Herve
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1594 - 1598
  • [33] Cavity-down thermal-enhanced package reliability evaluation for Low-k dielectric/Cu interconnects IC
    Tsao, PH
    Huang, C
    Lin, A
    Lii, MJ
    Perng, DJ
    Tsai, NS
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1191 - 1193
  • [34] Structural design for Cu/low-K larger die flip chip package
    Biswas, Kalyan
    Liu, Shiguo
    Zhang, Xiaowu
    Chai, T. C.
    Chong, Ser-Choong
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 237 - 242
  • [35] The effect of methylating treatments on the dielectric reliability of low-k/Cu structures
    Borthakur, S
    Satyanarayana, S
    Knorr, A
    Ho, PS
    Materials, Technology and Reliability of Advanced Interconnects-2005, 2005, 863 : 195 - 200
  • [36] Effect of Post-Annealing on Reliability of Cu/Low-k Interconnects
    Cheng, Yi-Lung
    Lee, Chih-Yen
    Chen, Giin-Shan
    Fang, Jau-Shiung
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (05)
  • [37] Electrical reliability issues of integrating low-K dielectrics with Cu metallization
    Wu, ZC
    Shiung, ZW
    Wang, CC
    Fang, KL
    Wu, RG
    Liu, YL
    Tsui, BY
    Chen, MC
    Chang, W
    Chou, PF
    Jang, SM
    Yu, CH
    Liang, MS
    PROCEEDINGS OF THE IEEE 2000 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2000, : 82 - 84
  • [38] Multilevel damascene interconnection in integration of MOCVD Cu and low-k fluorinated amorphous carbon
    Yang, Hongning
    Evans, David R.
    Nguyen, Tue
    Stecker, Lisa H.
    Ulrich, Bruce
    Hsu, S.-T.
    Materials Research Society Symposium - Proceedings, 1999, 565 : 129 - 134
  • [39] Design and Development of Fine Pitch Copper/Low-K Wafer Level Package
    Rao, Vempati Srinivasa
    Zhang, Xiaowu
    Wee, Ho Soon
    Rajoo, Ranjan
    Premachandran, C. S.
    Kripesh, Vaidyanathan
    Yoon, Seung Wook
    Lau, John H.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 377 - 388
  • [40] Analysis of interconnection reliability of dielectric layer for wafer level chip scale package
    Wang, Chiyu
    Hsieh, Adren
    Wang, Yaochen
    Pai, Archer
    Pan, Cheng-Tang
    Wang, Shao-Yu
    Chiu, Chen-Chih
    Wang, Bo-Sheng
    Yang, Tsung-Lin
    2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 344 - 347