An improved snubber circuit with high efficiency and overvoltage clamping in three-level inverters

被引:0
|
作者
Jeong, JH
Lee, TK
Hyun, DS
机构
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new high efficient and overvoltage clamping snubber circuit for three-level inverters. The proposed snubber circuit with fewer components reduces a lot of the snubber loss compared with the conventional RCD snubber circuit. And it also has the superior ability for clamping the overvoltage at turn-off of switching devices. In addition, the blocking voltage unbalancing problem between the outer and inner switching devices does not occur. Simulation and experimental results demonstrate the validity of the proposed snubber circuit.
引用
收藏
页码:1790 / 1795
页数:6
相关论文
共 50 条
  • [41] An Improved Modulation Strategy for Fast Capacitor Voltage Balancing of Three-Level NPC Inverters
    Giri, Santu K.
    Banerjee, Subrata
    Chakraborty, Chandan
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (10) : 7498 - 7509
  • [42] A simple active auxiliary commutation circuit for three-level PWM single-phase inverters
    Baggio, JE
    Pinheiro, JR
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2001, 48 (06) : 1166 - 1173
  • [43] Analysis of three phase PWM strategies of three-level inverters
    Halasz, S.
    Varjasi, I.
    2006 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION, VOLS 1-3, 2006, : 1355 - +
  • [44] Modeling of Busbars in High Power Neutral Point Clamped Three-Level Inverters
    易荣
    赵争鸣
    钟玉林
    Tsinghua Science and Technology, 2008, (01) : 91 - 97
  • [45] Design of Bus-Side RCD Snubber Circuit for Three-Phase High-Power Inverters
    Lee, Yongkeun
    Kim, Jongkwang
    Cho, Eunseok
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2018, 41 (01): : 55 - 61
  • [46] Small vector PWM strategies of three-level inverters
    Halász, S
    Varjasi, I
    Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 1273 - 1278
  • [47] Optimal pulse width modulation for three-level inverters
    Brückner, T
    Holmes, DG
    PESC'03: 2003 IEEE 34TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS, 2003, : 165 - 170
  • [48] Application of SVPWM to Three-Level Voltage and Current Inverters
    Djeghloud, Hind
    Benalla, Hocine
    Bentounsi, Amar
    UPEC: 2009 44TH INTERNATIONAL UNIVERSITIES POWER ENGINEERING CONFERENCE, 2009, : 250 - 254
  • [49] Asymmetrical Switching Loops in Three-Level Voltage Inverters
    Voronin I.P.
    Voronin P.A.
    Rozanov Y.K.
    Kuzin S.Y.
    Russian Electrical Engineering, 2019, 90 (03) : 221 - 228
  • [50] Partitioning eases implementation of three-level IGBT inverters
    Motto, Eric R.
    Power Electronics Technology, 2010, 36 (04): : 32 - 35